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Scaling limitations on the tunnelling oxide in Flash memory devices have 
motivated the inevitable replacement of the conventional polysilicon charge storage 
layer with discrete charge storage centres (CSCs). This allows further scaling of Flash 
memory cells to produce high density, low operating cost and high speed performance 
Flash memory devices. In this work, nanostructured materials embedded in a spin-on-
glass (SOG) dielectric film were prepared through non-templated and templated means 
to serve as CSCs for application in Flash memory devices with thin tunnelling oxides of 
3 nm, low operating voltages of less than 10 V and multi-bit operation.  
The non-templated synthesis of high work function Pt nanocrystals was 
demonstrated by distributing the Pt precursor on silicon substrates by the self-assembly 
or spin-coating method followed by the reduction of the metal precursor into zero-
valence atoms by chemical or thermal reduction to form metal nanocrystals. The number 
density, size and distribution of the Pt nanocrystals formed on Si substrates were tailored 
through these means. Capacitance-voltage measurements show that the size of the 
nanocrystals should exceed a critical minimum size in order to exhibit charge storage 
capabilities.  
High work function metal (nickel, platinum and palladium) nanocrystals were 
prepared as embedded species in methyl siloxane SOG films on silicon substrates. Sub-







) were formed in the films by thermal curing of the spin-
coated SOG films containing the metal precursors. Capacitance-voltage measurements 
show that the presence of the metal nanocrystals demonstrated the ability to store both 
 viii 
holes and electrons and enhanced the memory window of the films to 2.32 V at low 
operating voltages of ±5 V. Capacitance-time measurements show good charge retention 






s of discharging respectively with the use 
of a 3 nm thick tunnelling oxide. This work demonstrates the feasibility of the low-cost, 
sol-gel synthesis of nanocrystals-embedded dielectric films, in contrast to conventional 
methods that involve multiple, costly processing steps.  
Hexagonally-arranged, monodispersed, high work function metal (platinum and 





 were distributed on silicon substrates with the use of an amphiphilic diblock 
copolymer, poly(styrene-block-2-vinylpyridine) (PS-b-PVP) as templates. Capacitance-
voltage measurements show that the nanocrystals demonstrated the ability to store both 
holes and electrons and exhibited a large memory window of more than 2 V at the low 
operating voltage of 8 V. With 5 distinct states, 2-bit/cell memory operation could 
therefore be achieved by varying the programming voltage. The devices also 
demonstrated good charge retention of ~96 % after 10
3
 s of discharging even with the 
use of a 3 nm thick tunnelling oxide. 
Finally, hexagonally-arranged, monodispersed metal oxide (zinc oxide and 
titanium oxide) nanoparticles of diameters ~ 36 nm, heights ~ 12-19 nm and number 




 were distributed on silicon substrates with the use of PS-b-PVP as 
templates. Capacitance-voltage measurements show that the nanoparticles demonstrated 
the ability to store electrons, suggesting the presence of acceptor-like defects with 
discrete deep trap levels in the nanoparticles.  
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Chapter 1: Introduction 
1.1 Background 
The non-volatile memory (NVM) market is one of the fastest growing sectors in 
the semiconductor market, occupying sales of approximately 20 % of the total 
semiconductor market.
1
 In recent years, there has been a notable progressive shift in 
focus for integrated circuits (IC) companies from computing to consumer products as 
revenue drivers.
2
 Consumer electronic products such as mobile phones, still and video 
digital cameras, personal digital assistants, portable computers, portable digital music 
players, digital video recorders, set-top boxes, communication routers and switches and 
digital televisions require NVM devices to store the products’ operating systems as well 
as photographs, videos, music files and documents.
3
 NVM refers to computer memory 
that retains the stored information even in the absence of a power source. NVM under 
the branch of solid-state memory, which refers to computer memory that does not 
involve any mechanical moving parts, includes all forms of read-only memory. This 
includes programmable read-only memory (ROM), erasable programmable read-only 
memory (EPROM), electrically erasable programmable read-only memory (EEPROM) 
and Flash memory. Flash memory is one of the dominant forms of NVM due to its low 
cost, short read access time and small cell size with fast in-system erase capability.
4
  
A Flash memory cell is a n-channel metal-oxide-semiconductor-field-effect-
transistor (MOSFET) with two gates, a floating gate and a control gate, separated by a 
control oxide.
3
 The floating gate serves as the charge storage layer while the control gate 
determines the operation mode of the memory cell when a bias is applied to it. Between 
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the semiconductor silicon (Si) substrate and the floating gate is the gate or tunnelling 
oxide, usually silicon oxide (SiO2), which controls the tunnelling of charge carriers 
between the substrate and the floating gate. It plays an important role in determining the 
operation speeds and data retention time of the memory device. Adding or removing 
charge carriers from the floating gate changes the threshold voltage of the memory cell, 
thereby defining whether the memory cell is in the “programmed” or “erased” state. One 
binary digit (bit) of information, either a logical “0” or a logical “1”, is said to be stored 
in the memory cell based on the threshold voltage of the memory cell.   
Flash memory consists of NAND and NOR Flash. NAND Flash is designed to 
have a compact layout to enable a low cost-per-bit of stored data.
5
 It is mainly used as a 
high-density data storage medium for consumer products such as USB disk drives while 
NOR Flash is typically used for code storage and direct execution in portable electronic 
devices such as cellular phones.
5,6
 Recently, NAND Flash has emerged as the dominant 
form of Flash memory due to its attractive capabilities over NOR Flash such as lower 
cost-per-bit storage and higher write/erase speeds due to the NAND array architecture, 
which allows page or block write/erase. NAND Flash has found applications in 
traditional NOR-based applications such as cellular phones, which now demand higher 
data storage capacities and high performances, which NAND Flash can satisfy.
5
 
 “Ideal” memory is defined as one that operates at a low cost, has a low power 
consumption, very short access time, high write and erase speeds, large data density, 
long data retention time and a good cycling endurance to last the memory device 
through multiple program/read/erase cycles in its lifetime.
7,8
 The rapid scaling of 
memory devices to the nanometre range to satisfy the demand for “ideal” memory 
 3 
devices has brought about the need to aggressively scale down the tunnelling oxide of 
the Flash memory cell. However, this would render the memory device susceptible to 
charge leakage issues such as direct tunnelling of stored charge carriers across a 
sufficiently thin tunnelling oxide and stress-induced-leakage current (SILC).
9
 SILC 
arises from defects in the tunnelling oxide that create a leakage path for all the stored 
charge carriers in the continuous polysilicon floating gate to leak out. Therefore, a 
tunnelling oxide thickness of 7-10 nm has to be employed to achieve acceptable 
operation speeds and operating voltages without compromising on charge leakage.
10
 
According to the 2010 update of the ITRS roadmap,
11
 the tunnelling oxide thickness has 
to be scaled down to as low as 4 nm for sub-20 nm technology nodes for NAND Flash 
memory devices, at which no known manufacturable solutions exist. Scaling limitations 
of Flash memory devices has also brought about other pertinent issues such as increase 
cell-to-cell interference, decrease coupling ratio between the control gate and the 
floating gate and decrease tolerance for charge loss.
3
 
Proposed solutions to overcome Flash memory scaling limitations include the 
use of high-κ dielectrics,12 implementation of strained silicon in Flash memory cells13 
and use of discrete charge storage centres (CSCs) in place of the conventional 
polysilicon floating gate to store charges.
14
 Existing forms of memory devices that uses 
discrete CSCs as the charge storage medium are Charge Trap Flash (CTF) memory, 
which uses a polysilicon-oxide-nitride-oxide-silicon (SONOS) stack to discretely trap 
charge carriers in the deep trap levels of the nitride thin film,
6
 and nanocrystal memory, 
which uses nanocrystals as CSCs allows charge carriers to be discretely stored in the 
deep trap levels of the nanocrystal.
12
 Charges stored in discrete CSCs are less 
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susceptible to the impact of SILC as a localized leakage path would not affect CSCs that 
are located away from the affected area.
14
 As shown in Figure 1.1, a single leakage path 
due to a localized tunnelling oxide defect would cause a single CSC to be discharged, 
while for the conventional polysilicon floating gate memory cell, a single leakage path 
in the oxide would eventually cause all the charges stored in the floating gate to leak 
out. The resilience of discrete CSCs towards SILC therefore allows the tunnelling oxide 
to be thinned down, which would translate into higher programme/erase speeds and 
lower power operation with the use of lower operating voltages. In addition, the 
discreteness of CSCs enables multi-bit per cell storage for high data density storage.
15,16
 
The use of discrete CSCs therefore allows high density, low operating cost and high 







                                        (b)               (c) 
Figure 1.1. Schematic diagram of (a) Flash memory cell with a MOSFET structure3 (b) charge leakage in 
a conventional floating gate memory cell (c) charge leakage in a memory cell with discrete CSCs. 
 
1.2 Research Objective 
The objectives of this work are to prepare nanostructured materials through non-
templated and templated means and to study the charge trapping characteristics of these 
nanostructured materials when embedded in a spin-on-glass (SOG) dielectric film 
through electrical characterization for Flash memory application. This work seeks to 
achieve excellent memory performance, which is defined by a large memory window at 
low operating voltages of less than 10 V, good charge retention with the use of a 3 nm 
thick tunnelling oxide and multi-bit operation, when the synthesized nanostructured 
materials serve as CSCs in a Flash memory device. 
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Chapter 2: Literature Review 
 As Flash memory devices scale down to the sub-micron range, new memory cell 
structures and device materials have to be proposed to improve on the tradeoff between 
fast programme and erase speeds and long data retention time. These approaches, which 
include nanocrystal memories, Charge Trap Flash memory, dielectric engineering and 
multi-bit memory cell, would be discussed in this chapter.    
2.1 Conventional Floating Gate Flash Memory 
The floating gate Flash memory cell is a n-channel MOSFET with two gates, a 
floating gate and a control gate, separated by a control oxide.
3
 The floating gate is a 
polysilicon layer, which serves as the charge storage layer. The control gate determines 
the operation mode of the memory cell when a bias is applied to it. The control oxide 
lies between the floating gate and the control gate and serves as an insulating barrier that 
prevents direct current flow between the gate and the substrate causing the device to be 
short circuited. The tunnelling oxide, usually SiO2, between the Si substrate and the 
floating gate controls the tunnelling of charge carriers between the substrate and the 
floating gate.  
Programming/writing a Flash memory cell occurs when charge carriers are 
injected into the floating gate. For a n-channel transistor, electrons are injected from the 
electron-rich n-channel or inversion layer of the substrate at the SiO2 interface into the 
floating gate. There are two physical mechanisms to program a Flash cell, namely 
channel hot electron (CHE) injection and Fowler-Nordheim (F-N) tunnelling.
17
 In CHE 
programming, a high drain bias voltage of about 4 to 6 V and a high control gate voltage 
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of about 8 to 11 V
17
 are applied to the cell as shown in Figure 2.1(a). The source and the 
bulk substrate are grounded. The positive gate voltage causes minority electron carriers 
to form a n-channel at the Si-SiO2 interface. The drain bias applied accelerates the 
electrons towards the drain causing them to gain sufficient kinetic energy to overcome 
the 3.2 eV energy barrier at the Si-SiO2 interface.
18
 Before they are swept into the drain, 
these “hot” electrons with sufficient kinetic energy collide with the Si lattice and are 
directed towards the Si-SiO2 interface under the influence of the gate electric field. The 
electrons are captured in the floating gate and are retained as stored charges.
18
 The 
threshold voltage shifts as charge carriers are stored in the floating gate and the cell is 






         (2.1) 
where ∆Vth is the threshold voltage shift, Q is the charge stored per unit area, l is the 
distance of the charges from the Si-SiO2 interface and εi is the permittivity of the 
insulator.
17
 The threshold voltage shift could therefore be tuned according to these 
parameters. Typically, CHE programming takes a few microseconds to shift the 
threshold voltage. Most NOR-type Flash architectures adopt this fast CHE programming 
mechanism.
17
 In F-N tunnelling programming, a high voltage of about 20 V is applied to 
the gate while the drain, source and bulk substrate are grounded.
17
 The high electric field 
generated leads to the distortion of the energy band of the approximately 10 nm thick 
tunnelling oxide, allowing electrons in the n-channel to tunnel through the tunnelling 
oxide by F-N tunnelling.
18
 Programming by F-N tunnelling takes a few milliseconds to 
store charge carriers in the floating gate.
17
 Although F-N tunnelling programming is 
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slower than CHE programming, an important advantage of F-N tunnelling programming 
is that it requires a very small programming current of less than 1 nA per cell, allowing 
many cells to be programmed at a time. It is therefore ideal for data-block storage 
applications like NAND-type Flash architectures.
17
 Research has shown that in contrast 
to n-channel cells, programming of p-channel Flash memory cells by the band-to-band 
tunnelling induced hot electron (BBHE) injection mechanism have higher injection 






                                   (a)       (b) 
Figure 2.1. (a) Schematic diagram of a conventional Flash memory cell at bias conditions for CHE 




In order to erase the data in a Flash memory cell, an electrical voltage is likewise 
applied. This electrical erasure of Flash memory is achieved when charges stored in the 
floating gate tunnel through the tunnelling oxide by F-N tunnelling as shown in Figure 
2.2(b). At the applied voltages of the order of about -8 V to the gate and 6 to 8 V to the 
bulk substrate,
17
 a high electric field of about 8-10 MV/cm is established.
18
 As shown in 
Figure 2.2(b), the high electric field causes the distortion of the energy band of the thick 
tunnelling oxide, allowing the stored electrons in the floating gate to tunnel through 




The electrons are then swept into the Si substrate. The removal of electrons from the 
floating gate changes the threshold voltage of the cell and the cell is said to be “erased”. 
Erase times are typically in the order of milliseconds. 
         
                                                   (a)                             (b) 
Figure 2.2. (a) Schematic diagram of a Flash memory cell at bias conditions for erase operation (b) 




In read mode, the gate is biased at about 5 V, the drain is biased at about 1 V and 
the source and bulk substrate are grounded. A small read current of about 10 to 50 µA 
exists in the channel of the substrate. The drain voltage should not be greater than 1.5 V. 
If otherwise, the memory cell would experience a phenomenon known as read-disturb, 
in which hot channel electrons generated during the read operation impair the integrity 
of the data stored in the memory cell.
17
 Fast read times in the order of nanoseconds 
should be achieved.  
In a single-level cell (SLC), one binary digit (bit) of information, either a logical 
“0” or a logical “1”, corresponding to the “programmed” or erased” mode of the cell is 
stored based on the threshold voltage of the memory cell. As shown in Figure 2.3, a 
significant threshold voltage difference of at least 1.5 V
11
 should exist between the 
programmed and erased states for effective readout.
12
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Figure 2.3. Graph showing the threshold voltage (Vt) reference of a single-level Flash memory cell
21 
 
2.2 Issues with the Conventional Floating Gate Flash Memory 
 
The rapid scaling of memory devices to the nanometre range to satisfy the 
demand for “ideal” memory devices has brought about the need to aggressively scale 
down the tunnelling oxide of the Flash memory cell. It is desirable for the tunnelling 
oxide to be thin enough to allow quick and efficient transfer of charges to and from the 
floating gate by direct tunnelling at low operating voltages. A thin tunnelling oxide 
would allow fast access times, higher operating speeds, lower voltage operation of less 
than 10 V, low power programme and erase operations, higher data density, low cost, 
and better control over the channel in Flash memory devices.
4
 It would also allow 
programming and erasing to take place via direct tunnelling instead of CHE 
programming and F-N tunnelling mechanisms, which are prone to hot carrier 
degradation
22
 and are detrimental to tunnelling oxide integrity.
23
  A desirable thickness 
highlighted in the 2010 update of the ITRS roadmap is 4 nm.
11
 However, such a thin 
tunnelling oxide would compromise on other critical memory performance parameters 
such as data retention, endurance and bring about write disturb issues.
24
  
Charge retention is the ability of the Flash memory cell to retain its programmed 
state during long-term storage
24




critical amount of charges has to be stored in the floating gate in order for the device to 
operate at the threshold voltage that corresponds to its programmed state. Significant 
charge leakage through the tunnelling oxide would alter the threshold voltage of the cell 
and therefore lead to the undesirable change in the state of the cell. Charge leakage can 
easily occur in a thinned tunnelling oxide via direct tunnelling, SILC or trap-assisted 
tunnelling conduction and lastly, hoping conduction mechanism, which is charge 
leakage through a string of connecting traps.
9,25,26
 Charge traps in the tunnelling oxide 
are due to the presence of defects in the tunnelling oxide that may arise due to high 
fields used during programme and erase leading to oxide degradation. Endurance is a 
measure of the number of programme/erase cycles that a Flash array can achieve while 
retaining data integrity
26





 Thin tunnelling oxides are more susceptible to oxide degradation 
and breakdown and would therefore lead to poor endurance. Write disturb, which is the 
undesirable programming of a non-selected bit, may arise when the high fields applied 
to the selected bit inadvertently programmes the non-selected bit due to defects in the 
dielectric.
24
 These issues are amplified with the thinning of the tunnelling oxide.  
The conventional floating gate Flash memory device is particularly vulnerable to 
the deleterious effects of a thinned tunnelling oxide especially with regard to charge 
retention. In the conventional polysilicon floating gate memory cell, charges are not 
discretely stored in the continuous polysilicon layer. A single leakage path in the 
tunnelling oxide would not only lead to localized charge leakage but would eventually 
result in the complete leakage of all the charges stored in the floating gate due to the 
continuous nature of the polysilicon floating gate.
14
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Charges stored in discrete CSCs are less susceptible to the impact of SILC as a 
localized leakage path would not affect CSCs that are located away from the affected 
area.
14
 The resilience of discrete CSCs towards SILC therefore allows the tunnelling 
oxide to be thinned down, which would translate into higher programme/erase speeds 
and lower power operation at lower operating voltages, without compromising on data 
retention. High density, low operating cost and high speed performance Flash memory 
devices with good data retention could therefore be produced. 
2.3 Nanocrystal Memories 
 
S. Tiwari et al.
22
 first demonstrated the use of Si nanocrystals as discrete CSCs 
in a memory cell. Unlike the conventional polysilicon floating gate Flash memory cell, 
which has a floating gate and a control gate, the nanocrystal memory cell only has a 
control gate. The polysilicon floating gate, responsible for charge storage, is replaced by 
a distributed layer of nanocrystals embedded within the oxide. This layer is sandwiched 
between the bottom tunnelling oxide and the top control oxide in the nanocrystal 
memory cell. Figure 2.4 shows the schematic diagram of a typical nanocrystal memory 
cell. The nanocrystal memory cell therefore has a more simplified fabrication process 
compared to the conventional floating gate memory cell by avoiding fabrication 
complications and costs of a dual-poly process.
27
 In addition, the absence of the 
undesirable drain to floating gate coupling results in less drain-induced-barrier-lowering 
(DIBL) and punchthrough characteristics.
27
 A higher drain bias can be used during read 
operation to improve memory access time and shorter channel lengths can be employed, 





Figure 2.4. Schematic diagram of a nanocrystal memory cell with silicon nanocrystals (Si-NC) 




Figure 2.5. (a)Schematic cross section of a nanocrystal memory cell (b) band diagram during charge 





In nanocrystal memories, charge carriers are injected into and stored in the deep 
potential well of isolated nanocrystals. The nanocrystal memory cell is more resilient 
towards SILC, oxide defects and direct tunnelling across a thin tunnelling oxide because 
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of the absence of charge redistribution in the nanocrystal layer since the embedded 
nanocrystals in the insulating oxide are well-isolated from each other, suppressing 
lateral charge transport.
4,27,29
 This allows the tunnelling oxide in nanocrystal memories 
to be scaled down. Nanocrystal memories have demonstrated improved data retention 
and endurance of write/erase cycles.
12
 As shown in Figure 2.5, electrons stored in the 
nanocrystals effectively screen the applied positive gate voltage causing the channel of 
the p-type substrate to become less inverted of electrons. This reduces the conduction in 
the inversion layer leading to a positive shift in the threshold voltage.
22
 The memory cell 
is “programmed” and is at logical “0”. During memory cell erase, the removal of 
electrons from the nanocrystals causes the channel to become less accumulated with 
holes, resulting in a negative shift in the threshold voltage. The memory cell is “erased” 
and is at logical “1”. The threshold voltage shift (∆Vth) of a nanocrystal memory cell 












         (2.2) 
where q is the electronic charge, n is the density of the nanocrystals, εox and εSi are the 
permittivity of the oxide and Si respectively, tctrl is the control oxide thickness and d is 
the nanocrystal diameter.
22
   
2.4 Nanocrystal Memory – Semiconductor versus Metal Nanocrystals 
 Semiconductors such as Si
22,28
 and germanium (Ge)
29,30
 have been widely used 
for nanocrystal memory applications because of their compatibility with Si device 
technology.
28
 Since Ge has a higher electron affinity and a smaller bandgap than Si, the 




 At the same programming voltages, Ge nanocrystals demonstrate better 
retention characteristics over Si nanocrystals since the back tunnelling probability of 
electrons from the nanocrystal to the channel is considerably reduced.
29,31
  
In recent years, research has shown that metal nanocrystals have better memory 
properties than semiconductor nanocrystals. In metal nanocrystal memories, there is a 
stronger coupling between the nanocrystal and the channel than in semiconductor 
nanocrystal memories due to the 3-dimensional electrical field enhancement.
32-35
 This 
ensures high charge injection efficiency even at low operating voltages.
32
 
Metal nanocrystals have a higher density of states around the Fermi level.
12
 This 
makes metal nanocrystal memories more immune to Fermi-level fluctuation caused by 
contamination.
8
 Metal nanocrystals tend to have more uniform charging characteristics, 
resulting in a tighter Vth control.
14
 Semiconductor nanocrystal memories have traps and 
defects inside the nanocrystals as well as at the nanocrystal-oxide interface, which are 
responsible for charge storage. However, these traps are very sensitive to annealing 
processes during device integration
32
 and cannot be effectively controlled, resulting in 
non-uniform nanocrystal memories.
14
 Due to the high density of states around the Fermi 




The higher electron affinity of several metals over Si allows the effective 
potential well (deff) of the nanocrystals to be engineered such that an asymmetric barrier 
between the Si channel and the nanocrystals is created.
28
 As shown in Figure 2.6, this 
asymmetric barrier creates a small barrier for programming while maintaining a high 
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energy barrier in the other direction for the leakage of stored charges, favouring charge 








Nanocrystal size scaling is important to enable single-electron or few-electron 
memories.
22
 As bulk semiconductor materials scale down to the nanometre range, the 
bandgap widens due to multi-dimensional carrier confinement, which reduces the 
effective depth of the potential well.
14
 The ground state of semiconductor nanocrystals 
would be above the conduction band edge of the Si substrate. This makes it easier for 
stored charges to leak out.
14
 Metal nanocrystals, on the other hand, can be scaled down 
to a greater extent than semiconductor nanocrystals without compromising on charge 
retention because of the abundance of conduction-band electrons in the nanocrystals 
even in charge neutral state.
14
 The increase in the Fermi-level is therefore minimal for 
metal nanocrystals, therefore maintaining a large band offset with the Si channel.
33
  
2.5 Metal Nanocrystal Memories – Design Considerations 
Research has shown that uniformly distributed, monodispersed, high work 





size of ~5 nm
22
 should be synthesized in order to fabricate memory devices that exhibit 
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large threshold voltage shifts between programmed and erased states for effective 
readout
12




Figure 2.7. Graph showing the tunnelling coefficients through a rectangular silicon oxide barrier of 




Metals have a wide range of available work functions, which can be engineered 
to improve the tradeoff between the retention time and the programme and erase 
speeds.
8
 High work function metals are also able to lower the leakage tunnelling 
coefficient of charge carriers from the nanocrystals back to the Si substrate thus 
improving data retention.
8
 As shown in Figure 2.7, the higher the metal work function, 
the lower the leakage tunnelling coefficient of charge carriers from the nanocrystals 
back to the Si substrate by direct tunnelling. Fast programme and erase speeds and long 
retention can thus be achieved even for very thin tunnelling oxides when metal 
nanocrystals with high work functions are used to store charge carriers. By engineering 
the metal work function, the barrier height can be adjusted by about 2 eV, giving much 
freedom for device optimization.
14
 Besides high work function metal nanocrystals, 






 and metal silicides
4
 have also been explored to tailor the energy barrier height 
to maximise operation speeds and charge retention.  
Use of uniformly distributed, monodispersed metal nanocrystals as CSCs 
ensures that devices manufactured on a large scale have similar performances. Small 
nanocrystals are favourable for Flash memory applications because of the manifestation 
of the Coulomb Blockade effect,
22
 which limits the number of charge carriers stored per 
nanocrystal. Due to SILC, a single leakage path due to a localized tunnelling oxide 
defect would cause a single CSC to be discharged. With fewer charges stored in the 
impacted CSC due to the Coulomb Blockade effect, fewer charges would be discharged 
through the tunnelling oxide. The manifestation of the Coulomb Blockade effect 
therefore ensures that the memory device is less susceptible to the impact of SILC. 
Simulation work performed by A. Thean et al.
39
 shows that the threshold voltage shift 
due to a stored charge carrier decreases with each extra charge carrier stored in each 
nanocrystal. When programming the memory cell, it is more efficient to store a single 
charge carrier in each nanocrystal than to store more than one charge carrier. The 
Coulomb Blockade effect can be as discrete changes in the charging energy of a small 
capacitor due to electrostatic interaction between single electrons. In nanocrystal 
memory devices, electrons entering a nanocrystal from the Si channel must overcome 
the Coulomb repulsion from the electrons already residing in the nanocrystal. The 
control gate potential has to be tuned to offset the Coulomb repulsion to allow another 
electron to tunnel into the nanocrystal. The Coulomb charging energy
36, 40






        (2.3) 
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where q is the electronic charge and Cnc is the self-capacitance of a nanocrystal given by 
dC oxnc 2                                (2.4) 
where εox is the permittivity of the oxide and d is the diameter of the nanocrystal.  
A sufficiently small diameter (d) of the nanocrystal would give a small nanocrystal 
capacitance, resulting in a Coulomb energy that is higher than the thermal energy at 
room temperature. The charge carrier has to overcome a larger energy barrier in order to 
be injected into an occupied nanocrystal than into an empty one. This energy barrier 
increases with smaller nanocrystals. The manifestation of the Coulomb Blockade effect 
in small nanocrystals therefore ensures that a small number of 1-2 electrons are stored in 
each nanocrystal.   
Charge leakage can occur laterally by conduction between the nanocrystals and 
vertically into the Si surface.
22
 Lateral charge conduction can be minimized when 
nanocrystals are well-separated. This can effectively promote charge confinement and 
reduce the tunnelling probability between the nanocrystals.
40
 The primary mechanism 
for charge leakage would be restricted to the quantum mechanical tunnelling of charges 
from the nanocrystals into the Si substrate through directly tunnelling or through trap 
levels in the oxide. The loss of only one electron per day can result in a bit error after a 
few years storage.
13
 Reducing the parasitic tunnelling current and the rate of charge 
leakage can significantly improve the charge retention and lifetime of the memory cell. 




Nanocrystals with a diameter of 5 nm and are spaced 5 nm apart to sufficiently 
suppress lateral charge conduction by direct tunnelling would give rise to a high number 
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 This results in a distinct maximum shift in the 
threshold voltage of the memory device to differentiate between the programmed and 
erased states.
12,22
 To improve the nanocrystal density per unit area, use of a dual layer of 
nanocrystals spatially separated from each other by a dielectric film has been 
proposed.
41,42
 Devices with a dual layer of platinum (Pt) nanocrystals showed an 
improvement in the memory window over devices with a single layer of Pt 
nanocrystals.
41
 Retention improvement of double-layer nanocrystals over single layer 
metal nanocrystals have also been demonstrated.
42
 However, additional processing steps 
are necessary to create such multi-layered nanocrystals embedded within a dielectric 
film, which add to the cost of fabrication.  
2.6 Synthesis of Metal Nanocrystals for Memory Applications 
The number of charges stored and the distribution of the charges stored in metal 
nanocrystals can be directly controlled by the size, number density and distribution of 
the nanocrystals in the memory cell. Hence, controlled synthesis of metal nanocrystals is 
pivotal to memory device performance. Metal nanocrystals can be produced by pre-
forming them in the gas phase, by deposition and self-assembly on a surface, by wet 
chemical methods and by top-down methods.
43
 In literature, high work function metal 















 have been synthesized for memory 
applications by methods such as electron beam evaporation of metallic films followed 





 plasma vapour deposition (PVD),
50
 pulsed laser deposition 
(PLD)
51
 and thermal oxidation.
4
 These methods have to be rigorously optimized to 
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produce a high number density of monodispersed, small nanocrystals with uniform and 
high area coverage, which are critical factors for memory performance. Self-assembling 
of nanocrystals through electron-beam evaporation of a thin metal film, which 
subsequently undergoes RTA of up to 950°C
14,44,50
 as shown in Figure 2.8, has been 
reported to produce thermodynamically stable structures.
14
 Size and density control of 




Figure 2.8. Schematic diagram of the synthesis of metal nanocrystals by electron beam evaporation 
14 
 
Chemical solution methods for the preparation of colloidal metal nanocrystals 
have also been explored. The advantage of such methods is that nanocrystals are usually 
prepared in solution at room temperature without having to go through high temperature 
post-annealing steps to synthesize nanocrystals.
3
 These colloidal nanoparticles can be 
immobilized on to surface-modified Si substrates, such as amine-terminated Si 
substrates for the immobilization of citrate Au nanocrystals. W. L. Leong et al.
52
 have 
reported the self-assembly of citrate-stabilised Au nanoparticles of size 3-7 nm on 3-
aminopropyltriethoxysilane-modified Si substrates, achieving memory windows of 1.25 
V at ±5 V voltage sweeps.   
Synthesis of metal nanocrystals can be performed by the reduction of metal 




 or inorganic, such as chloroplatinic acid (H2PtCl6).
54
 The metal precursors 
can be reduced chemically by a borane compound
55
 or by thermal methods
53
 into zero-
valence atoms that nucleate to form nanocrystals. The size and density of the 
nanocrystals can be controlled by varying the process parameters such as the 
concentration of the metal precursor used and the duration of the reduction process. 
Further control on the size of the nanocrystals formed can be performed by introducing 
steric stabilization
56
 to prevent the nanocrystals from agglomerating. Large organic 
molecules like dendrimers have been reported to encapsulate nanocrystals by 
incorporating metal precursor molecules into them prior to reduction as shown in Figure 
2.9. S. R. Puniredd et al.
53
 have deposited metal nanocrystals on a Si substrate by the 
layer-by-layer (LBL) assembly of pyromellitic dianhydride (PMDA) and 
polyamidoamine (PAMAM) dendrimer on amine-derivatized Si substrates in 
supercritical carbon dioxide (SCCO2) medium. Metal precursor molecules are 
incorporated into the dendrimer molecules followed by chemical reduction in SCCO2 
medium.  
 
Figure 2.9. Schematic diagram of a dendrimer molecule incorporated with the metal precursor before 
chemical reduction of the metal precursor to form an encapsulated  nanocrystal
55 
 
Preparation of metal nanocrystals through templated means has also been 
reported. Diblock amphiphilic copolymer reverse micelles such as polystyrene-block-
poly(vinyl pyridine) (PS-b-PVP) have been used for the synthesis of metal nanocrystal 
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 of controlled size and distribution for memory 
applications. As shown in Figure 2.10, PS-b-PVP micelles containing nanocrystals in 
the poly(vinyl pyridine) core are assembled on to the substrates by spin-coating. Oxygen 
plasma treatment is carried out to remove the polymer template. The size of the 
nanocrystals is controlled by tailoring the molecular weight of each block copolymer. A 
memory window of 1.49 V has been demonstrated at 20 V programme and -8 V erase 
voltages for Co nanocrystals prepared in this way.
38
 Table 2.1 summarizes the memory 
performance of selected metal nanocrystal memory devices reported in literature in 
recent years.       
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Table 2.1. Performance table of selected metal nanocrystal memory devices reported in literature 
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2.7 Charge Trap Memories 
Charge Trap Flash (CTF) memory, invented by Samsung Electronics in 2006, 
uses a polysilicon-oxide-nitride-oxide-silicon (SONOS) stack as the charge storage 
media in a Flash memory cell
6,58
 as shown in Figure 2.11. In the SONOS stack, charge 
carriers are discretely trapped in the deep nitride trap levels of the silicon nitride (Si3N4) 
thin film, thus ensuring good charge retention due to the strong localization of the trap 
sites.
6
 CTF memory has been widely implemented in Flash memory technology nodes 
of 130 nm and below
59
. Besides overcoming SILC, the SONOS device has advantages 




 simpler fabrication process, 
compatibility with CMOS processing, higher density and multi-bit operation.
58
 
However, according to the 2010 update of the 2007 ITRS Roadmap for Front End 
Processes,
11
 as devices scale down to the sub-20 nm range, the trap density of the charge 




to sustain good programming 
efficiencies and good memory windows in CTF memory devices.  The use of high-κ 
dielectric materials may also help to reduce operating voltages and improve charge 
retention.
11
 For good programming efficiency and charge retention in CTF memory 
devices, the charge trap layer should also maintain a large conduction band offset of 
more than 1 eV with the tunnelling oxide.
11
 Trap energy levels should also be more than 
1.5 eV
11
 from the conduction band to allow charge carriers to be stored in deep energy 
levels so as to ensure good charge retention even at high temperatures. Deep energy 
traps minimize charge leakage of the stored charges through thermally de-trapping into 
the conduction band while a large conduction band offset between the charge storage 
layer and the tunnelling oxide creates a high energy barrier that prevents any de-trapped 
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 and low dielectric constant of 7.5
61
for Si3N4, together with the small conduction 
band offset of Si3N4 with SiO2 of 1.05 eV
61
 as shown in Figure 2.12 makes the 
replacement of Si3N4 with new materials inevitable as devices scale down.  
 

















 and zirconium oxide
66
 have been 
explored to replace Si3N4 as the charge trap layer of CTF memory devices. Their higher 
dielectric constants enable the device to operate at lower voltages
67
 and exhibit better 
endurance
65
. As summarized in Table 2.2, several high-κ dielectric materials have larger 
conduction band offsets with the SiO2 tunnelling oxide than Si3N4. For instance, the 
larger conduction band offset of HfO2 with SiO2 reduces the energy barrier for electron 
tunnelling, which improves the programming efficiency and charge retention.
61
 
Furthermore, the memory window of a CTF memory device with HfO2 is also 
significantly larger than one with Si3N4 due to the better programming efficiency and 
higher charge trap density.
68
 Doping of HfO2 with nitrogen was found to firstly, increase 
the memory window due to more trap levels introduced with the presence of nitrogen 
and secondly, improve charge retention at elevated temperatures due to charge trapping 
at deep trap levels.
63
 These films can be deposited by sputtering,
69
 atomic layer 
deposition (ALD),
70
 plasma-enhanced chemical vapour deposition
71
 and metal organic 
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Table 2.2. Properties and memory performance of selected dielectric materials for CTF memory 
applications 
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2.8 Dielectric Engineering 
To further improve retention time and sustain low-voltage operation, the 
replacement of the conventional SiO2 gate dielectric with high-κ dielectrics have been 
studied.
12












        (2.5) 
where εi is the permittivity of the dielectric material, εo is the vacuum permittivity, κ is 
the dielectric constant of the dielectric material, A is the gate area and tdielectric is the 
thickness of the dielectric layer, high-κ values increase the capacitance of the dielectric, 
Cdielectric, allowing more charges to accumulate at the substrate-tunnelling oxide interface 
for injection into the charge storage layer, thereby allowing the device to operate at a 
lower operating voltage. Since they are able to maintain an equivalent potential 
difference across the gate stack at a greater thickness compared to SiO2
40
, a higher 
programme/erase tunnelling current can be achieved at a low gate voltage while 
minimizing off-state leakage current due to the unique band asymmetry in the 
programming and retention modes.
79
 
High-κ metal oxide films like zirconium oxide,80 hafnium oxide,81-84 aluminum 
oxide
85
 and lanthanum aluminum oxide
86
 have been widely used as the dielectric for 
memory cells. However, these high-κ materials are costly87 and they pose several 
processing issues. For instance, hafnium oxide and zirconium oxide have relatively low 
crystallization temperatures and will crystallize easily
88
 at normal device processing 
conditions. Formation of crystal grain boundaries may serve as leakage paths for charge 




In Flash memory devices, the control oxide serves as an insulating barrier that 
prevents direct current flow between the gate and the substrate through the floating gate 
or charge storage layer that causes short circuits. In nanocrystal memory devices, the 
control oxide not only isolates the nanocrystals from the control gate to prevent direct 
current flow, it also isolates nanocrystals from each other to prevent lateral charge 
conduction. The control oxide also plays a role in engineering the effective work 
function of the metal nanocrystals due to the Fermi-level pinning effect
33
 at the 
nanocrystal-dielectric interface. The formation of interface dipoles, which depends on 
the density and the energy distribution of interface states, shifts the nanocrystal work 
function from its bulk value.
33
 The suitability of high-κ materials as the insulating 
dielectric for metal nanocrystal memories is in question as Fermi-level pinning may 
lower the effective metal nanocrystal work function,
33
 rendering the implementation of 
nanocrystal memories counter-productive. This will affect the device performance and 
should therefore be well-designed and optimized. The effective work function for Pt on 
SiO2 and HfO2 are reported to be 5.3 eV or 5.41 eV and 4.85 eV respectively.
89,90
 This 
means that SiO2 would be a better dielectric than HfO2 in terms of maintaining a deep 
potential well for charge storage in Pt nanocrystals.  
Methyl siloxane spin-on-glass (SOG), a commercially available dielectric 
material that has been widely used as a planarizing dielectric in the semiconductor 
industry has recently been used as a gate dielectric.
91,92
 Currently, gate dielectrics in 
MOSFETs are dominated by the use of non-soluble inorganic dielectrics such as 
thermally grown SiO2, plasma-enhanced chemical vapor deposited Si3N4 and ion-
sputtered alumina.
93
 Solution-processed materials have recently been considered as a 
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candidate for gate dielectrics because such films can be easily and cheaply fabricated by 
spin, drop, spray coating and printing methods at room temperature.
93
 Formed entirely 
by a sol-gel reaction, SOG has demonstrated the ability to serve as a solution-processed 
inorganic gate dielectric with good electrical properties.
93
  
2.9 Multi-level Cell 
Multi-level Flash memory cells (MLC) have been a key area of research in the 
recent years. The use of MLC increases the density of bits per unit area without having 
to further reduce cell size.
94
 Each cell can store more than one bit and therefore possess 
more than 2 states. In a 2-bit cell, the cell has 4 distinct states, namely “fully 
programmed” or “00”, “partially programmed” or “01”, “partially erased” or “10” and 
“fully erased” or ‘11’, with 4 different threshold voltages21 as shown in Figure 2.13. 4-
















Dual floating gates with different voltage operations have been explored in order 
to achieve multi-level operation in conventional polysilicon Flash memory cells.
94
 In a 
dual floating gates cell as shown in Figure 2.14 for a 2-bit Flash memory cell, one bit is 
stored near the source and the other near the drain. The doping concentration of J1 is 
higher than J2, ensuring that different amount of charges will be stored in the 2 floating 
gates, FG1 and FG2.
94
  
In nanocrystal and CTF memories, multi-level operation can also be established 
by storing one bit near the source and the other near the drain
15,96
 as shown in Figure 
2.15. Multi-layered nanocrystals, as opposed to single-layered nanocrystals for charge 
storage in nanocrystals memories, are found to increase the charge trapping capability of 
the memory cell demonstrating 2 or 3-bit/cell operation by varying the gate voltage 
applied.
41
 A shift in the threshold voltage by about 2 V, which corresponds to a distinct 












Chapter 3: Research Methodology 
The objectives of this work are to prepare nanostructured materials through non-
templated and templated means and to study the charge trapping characteristics of these 
nanostructured materials when embedded in a spin-on-glass (SOG) dielectric film 
through electrical characterization for Flash memory application. This work seeks to 
achieve excellent memory performance, which is defined by a large memory window at 
low operating voltages of less than 10 V, good charge retention with the use of a 3 nm 
thick tunnelling oxide and multi-bit operation, when the synthesized nanostructured 
materials serve as CSCs in a Flash memory device. This chapter outlines the proposed 
research methodology and the characterization techniques employed in this research 
work.  
3.1 Research Methodology 
 
Figure 3.1. Schematic diagram of a MIS capacitor to be fabricated to determine the charge trapping 
capabilities of the CSCs 
 
This section outlines the rationale behind the choice of material for the substrate, 









     
 34 
to study the charge trapping capabilities of the CSCs and the interactions of the CSCs 
with the control oxide to achieve superior memory device performance. In this work, a 
metal-insulator-semiconductor (MIS) capacitor was prepared as shown in Figure 3.1. 
The CSCs, sandwiched between the tunnelling oxide and the control oxide, was 
deposited on a semiconductor substrate. Metal electrodes were deposited so that 
electrical measurements could be performed on the MIS capacitor.  
3.1.1 Materials  
3.1.1.1 Silicon Substrate  
 Si is the principal component of today’s semiconductor devices. The 
conductivity of Si can be altered by doping, which is to introduce impurity atoms into 
the Si crystal lattice to increase the number of free charge carriers in the semiconductor. 





used. When boron is introduced into the Si crystal lattice, boron atoms will replace 
lattice Si atoms and accept weakly-bound outer electrons from the Si atoms leaving 
behind an electron vacancy or hole. This is a p-type Si substrate, which has holes as the 
majority carrier.       
3.1.1.2 Tunnelling oxide 
The tunnelling oxide controls the tunnelling of charge carriers between the 
substrate and the charge storage layer. The tunnelling oxide of the device should be as 
thin as possible so that charge carriers can readily tunnel into the charge storage layer 
even at low operating voltages. The desired thickness for future Flash memory devices 
proposed by ITRS is 4 nm.
11
 The tunnelling oxide should also have minimal charge 
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traps so as to minimize charge leakage from the charge storage layer into the substrate 
through these charge traps. 
A piece of Si substrate naturally has a thin amorphous layer of SiO2, of about 2 
nm thick, formed on its surface due to exposure to air. This layer is known as the native 
oxide. The quality of this native oxide is poor. Si/SiO2 interface Si dangling bonds, due 
to inadequate bonding between oxygen and silicon, and oxide Si dangling bonds, due to 
positively charged oxygen vacancies, are major sources of charge traps,
96
 which will 
encourage charge leakage through the oxide. In this work, the native oxide layer was 
stripped away and a new layer of oxide was grown on Si substrates via dry oxidation. In 
dry oxidation, Si wafers were oxidized in a furnace at 600 to 1000 °C using high-purity 
oxygen. A high quality SiO2 layer was grown with excellent Si/SiO2 interface quality 
and thickness precisely controlled by varying the oxidation conditions. SiO2 is also 
known to have high resistivity, a large bandgap, high melting and crystallization 
temperatures, large electron and hole band offsets and low defect density.
70
 In this work, 
a 3 nm thick SiO2 was grown by dry thermal oxidation on Si substrates to serve as the 
tunnelling oxide in MIS capacitors.  
3.1.1.3 Control Oxide 
The control oxide is an insulating barrier that prevents direct current flow 
between the gate and the substrate. It should therefore be insulating and sufficiently 
thick. Yet, its thickness should not be too thick such that operation speeds and operating 
voltages are compromised. When the control oxide is used to embed CSCs, the it should 
be able to isolate CSCs from one another to prevent lateral charge conduction by direct 
tunnelling, which would lead to charge leakage into the substrate. It should also possess 
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minimal charge traps so as to minimize charge leakage by trap-to-trap charge hopping. 
Its interaction with the CSCs should encourage maximum charge injection and retention 
in the CSCs.  
 




In this work, SOG would serve as the control oxide for embedding CSCs. It is 
primarily inorganic and able to withstand high temperatures of more than 900°C,
98
 
making it compatible with existing inorganic industrial practices. The sol is made up of 
methyl siloxane oligomers suspended in organic solvents, namely acetone, ethanol, 2-
propanol and n-butyl alcohol. It has minimal impurities, which could be a source of 
charge traps, superior dielectric properties, a better crack resistance compared to the 
other SOG products, a lower shrinkage upon curing, good thermal stability and good 
adhesion to Si substrates.
99
 The refractive index of the film is about 1.38 and its 
dielectric constant is about 3.8.
99
 SOG films were deposited on substrates by spin-
coating the SOG sol. Spin-coated films were thermally baked and cured to evaporate the 
solvents and to cross-link the films. The thickness of the SOG film was varied and tuned 
by diluting the SOG sol with methanol prior to spin-coating.
98
 As discussed in Chapter 
2, its chemical similarity to SiO2, as shown in Figure 3.2, makes SOG likely to have 
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similar interactions with metal nanocrystals as would SiO2. Fermi-level pinning of the 
work function of metals may be minimized when metal nanocrystals are embedded in 
SOG. The deep potential well of high work function metals may therefore be 
maintained, which is advantageous for programming and charge retention. SOG may 
serve as a good charge insulating material that is able to isolate nanocrystals, promote 
charge confinement within the nanocrystals and prevent lateral charge conduction 
between nanocrystals that would lead to charge loss to the substrate. In this work, SOG 
films would be prepared to study their electrical characteristics and interactions with 
CSCs for memory applications.   
3.1.1.4 Charge Storage Centres (CSCs) 
3.1.1.4.1 Metal Nanocrystals 
 In this research work, nanocrystals of high work function metals (palladium 
(Pd), nickel (Ni), platinum (Pt) and gold (Au)) would be studied for their application as 
CSCs in Flash memory devices. A deep effective potential well (deff) will be formed 
when high work function metal nanocrystals are employed as CSCs as shown in Figure 
3.3. This deep potential well results in a small barrier to programming and a large 
barrier to charge retention. The effective work function of the metal nanocrystals could 
be tuned using different dielectric materials to achieve the desired charging and 
retention characteristics in Flash memory devices. Table 3.1 lists the vacuum work 
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vacuum 
Effective Work Function with SiO2 
















 5.3 eV or 5.41 eV
90
 
Table 3.1. Table of vacuum work functions of selected metals and effective work functions of selected 
metals with SiO2  
 
 






3.1.1.4.2 Zinc Oxide 
A promising candidate that embodies the desirable characteristics to replace the 
Si3N4 film as the charge trap layer in CTF memory devices is zinc oxide (ZnO). Optical 
and electrical properties of ZnO have been widely studied for its applicability in 
transparent electronics.
100
 It also has potential applications in memory devices. ZnO has 
a large density of discrete trap levels as shown in Figure 3.4 due to defects such as 
oxygen vacancies and zinc interstitials, making it a suitable material for storing charge 
carriers.
100
 It has a high dielectric constant of 9.2-12.6 depending on the method of 
deposition
75
 and as shown in Figure 3.5, a very large conduction band offset with SiO2 
of 3.24 eV
76
, which is comparable to 3.15 eV
63
 for polysilicon that is used in 
conventional floating gate Flash memory devices. This large conduction band offset 
makes ZnO an attractive material to serve as the charge trap layer in CTF memory 
devices as it has the advantage of good charge retention by storing charge carriers in 
deep discrete energy levels without having to suffer from charge leakage due to SILC, 
which is the show-stopper for the conventional polysilicon floating gate memory device. 




 at 10 V programming for a sputtered ZnO film.
78
 For ZnO nanocrystals embedded 




















3.1.1.4.3 Titanium Oxide 
Another promising candidate that embodies the desirable characteristics to 
replace the Si3N4 film as the charge trap layer in CTF memory devices is titanium oxide 
(TiO2). It has a very high dielectric constant of 80
70
 and a very large conduction band 
offset with SiO2 of 3.15 eV
70
. Studies show that TiO2 contains trap states primarily due 
to oxygen vacancies.
70
 TiO2 is reported to have good charge trapping characteristics. A 
memory window of 1 V was reported to be achieved at a low operating voltage of 3 V 
for a 20 nm thick TiO2 film deposited by reactive ion sputtering.
62
 This memory window 
was also expected to degrade to only 0.7 V after 10 years of retention at room 
temperature.
62
 Good charge retention behavior for TiO2 could be due to the alignment of 
the energy level of the trap states into the band gap of the Si substrate and so there are 
no available states present in the Si substrate for the trapped charges to tunnel 
into.
62,70,102
   
3.1.2 Experimental Work 
3.1.2.1 Non-Templated Synthesis of Metal Nanocrystals for Memory 
Application 
 
The non-templated synthesis of high work function Pt nanocrystals involves the 
distribution of metal precursors on Si substrates followed by the reduction of the metal 
precursor into zero-valence atoms to form Pt nanocrystals. Two methods of distribution 
of the metal precursor on Si substrates were employed. In the first method, the Pt 
precursor was self-assembled on Si or amine-derivatized Si substrates. In the second 
method, the Pt precursor was spin-coated on to Si substrates. 
 42 
Acetylacetonate complexes of metals have been used as precursors for preparing 
nanocrystals. They dissolve readily in organic solvents and have low decomposition 
temperatures. Pt(acac)2, as shown in Figure 3.6, could be easily reduced from their 
oxidized state (Pt
2+
) into zero-valence Pt atoms (Pt
0
) through either reduction of ions by 
chemical reduction or bond breaking by thermal reduction to provide nuclei for the 
formation of metal nanocrystals.
103
 In thermal reduction, the precursor was subjected to 
heat treatment at 425 °C so that the acetylacetonate ligands attached to the metallic 
species were decomposed, reducing the metallic species into zero-valence atoms to form 
metal nanocrystals. Reduction could also take place chemically in the presence of a 
reducing agent, such as borane dimethylamine complex dissolved in ethanol, through 
the conventional solution method.
54
  
       
Figure 3.6. Chemical formula of platinum acetylacetonate  
 
Self-assembly of the Pt precursor on Si substrates was performed by immersing 
Si substrates in the Pt precursor solution. Anchoring the metal precursor molecules to 
the substrate surface was also performed by functionalizing the Si substrate with amine 
groups, which have an affinity with the acetylacetonate ligands of the metal 
precursor.
53,104
 This approach seeks to maximize the self-assembly of Pt precursor 
molecules on Si substrates. Si substrates were amine-functionalized by the self-assembly 
of p-aminophenyltrimethoxysilane (APhS) on hydroxylated oxide Si surfaces as shown 
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in Figure 3.7(b). After exposing the bare Si or amine-functionalized Si substrates to the 
Pt precursor solution, reduction of the metal precursor by thermal or chemical methods 
were performed to form metal nanocrystals. Another method employed to distribute 
nanocrystals on Si substrates was to spin-coat the Pt precursor solution on to the 
substrates. The Pt precursor was then chemically reduced to form Pt nanocrystals on the 
substrates. The chemical identity, size, number density and distribution of the 
nanocrystals synthesized were characterized in order to understand the effect of firstly, 
substrate amine-derivatization, secondly, the reduction method employed and lastly, the 
method of precursor distribution on the nanocrystals synthesized. SOG was then spin-
coated on to the substrates so that electrical characterization could be performed to 
determine the charge trapping capabilities of the Pt nanocrystals synthesized.  
                
   (a)       (b) 
Figure 3.7. (a) Chemical formula of APhS
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Figure 3.8. Schematic diagram showing the preparation of Pt nanocrystals on Si and amine-derivatized Si 








Figure 3.10. Schematic diagram of a fabricated MIS capacitor with Pt nanocrystals 
 
3.1.2.2 Non-Templated Synthesis of Multi-layered Metal Nanocrystals 
in SOG for Memory Application 
 
Metal nanocrystals (Ni, Pt, Pd) were also prepared as embedded species in SOG 
films on Si substrates to demonstrate the feasibility of performing the synthesis of metal 
nanocrystals-embedded SOG dielectric films. In contrast to the conventional method of 
synthesizing nanocrystals on Si substrates followed by capping with the control oxide 
for memory characterization, this method reduces the number of processing steps by 
circumventing the need to pre-form nanocrystals. Metal precursors with acetylacetonate 
ligands, dissolved in their respective organic solvents, were dispersed in the SOG sol 
and spin-coated on to Si substrates. Thermal reduction of the metal precursors to form 
nanocrystals was achieved during the standard baking and curing steps of the SOG film, 
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avoiding the need for an additional reduction step. The homogeneous distribution of the 
metal precursor molecules in the SOG sol is likely to produce multi-layered nanocrystals 
that are well-isolated and uniformly distributed throughout the entire thickness of the 
SOG film. The presence of SOG as an encapsulating film may also limit the size of the 
nanocrystals, preventing the aggregation of nanocrystals into large crystals. Through this 
method, the simple, low-cost synthesis of multi-layered nanocrystals-embedded 
dielectric films could be achieved, as shown in Figure 3.11, in contrast to conventional 
methods that involve multiple, costly processing steps. The chemical identity, number 
density, distribution and size of the embedded nanocrystals were characterized.  
Electrical characterization was also performed on MIS capacitors containing the 
nanocrystals-embedded SOG films to study the charge trapping capabilities, charge 
retention and nanocrystal-dielectric interactions of various high work function metals 
with SOG. Electrical characterization was also performed on thinned nanocrystals-
embedded SOG films achieved by etching the spin-coated films under an argon (Ar) and 
trifluoromethane (CHF3) plasma in a reactive ion etcher (RIE) to demonstrate the 
feasibility of tuning the thickness of the control oxide for enhanced memory 
performance at low voltage operation. The concentration of the metal precursors added 
into the SOG sol was also varied to study its effect on the charge trapping capabilities of 
the resulting film.  
 




Figure 3.12. Schematic diagram of a fabricated MIS capacitor with metal nanocrystals embedded in a 
SOG film 
3.1.2.3 Templated Synthesis of Metal Nanocrystals for Multi-bit 
Memory Application 
 
Achieving monodispersed nanocrystals of uniform shape, size and distribution is 
vital to Flash memory applications. Templated means of synthesizing nanocrystal arrays 
of controlled dimensions and distribution have been widely reported. Block copolymers, 
for instance, are found to be excellent templates for the preparation of periodic and high 
number density nanocrystals.
47,57
 In this work, an amphiphilic diblock copolymer, 
poly(styrene-block-2-vinylpyridine) (PS-b-PVP) was self-assembled in a hydrophobic 
m-xylene solvent to obtain spherical reverse micelles with a hydrophilic poly(2-
vinylpyridine) (PVP) core surrounded by a poly(styrene) (PS) corona. When spin-coated 
on to a substrate, the micelles self-assemble into hexagonally-ordered arrays that can be 
employed as templates as shown in Figure 3.13. The use of templates in the synthesis of 
nanocrystals would allow accurate control over the number density of the nanocrystals 
deposited so that multi-bit operation could be demonstrated.  
 47 
 




In this work, reverse micelle arrays of PS-b-PVP, spin-coated on Si substrates 
were used as templates for the formation of hexagonally-ordered Pt and Au nanocrystal 
arrays. Substrates deposited with the spin-coated micelles were immersed in metal 
precursor solutions of chloroauric acid, HAuCl4, for Au nanocrystals and chloroplatinic 
acid, H2PtCl6, for Pt nanocrystals. The aqueous-based metal precursors have an affinity 
with the hydrophilic PVP core and would saturate the PVP core according to the 
following reaction.  
 + nHAuCl4 ↔      
Reactive ion etching in an oxygen plasma and exposure to an ultra-violet(UV)/ozone 
plasma was then performed to remove the polymer template and to form metal 
nanocrystals. The chemical identity, number density, distribution and size of the 
nanocrystals were characterized. SOG was then spin-coated on to the substrates so that 
electrical characterization could be performed to determine the charge trapping 
capabilities of the metal nanocrystals formed through this templated method.  






Figure 3.14. Schematic diagram showing the preparation of Au and Pt nanocrystals on Si substrate using 
a PS-b-PVP template 
 
Figure 3.15. Schematic diagram of a fabricated MIS capacitor with metal nanocrystals 
3.1.2.4 Templated Synthesis of Metal Oxide Nanoparticles for CTF 
Memory Application 
 
In this work, reverse micelle arrays of PS-b-PVP spin-coated on to Si substrates 
were used as templates for the formation of hexagonally-ordered ZnO and TiO2 
nanoparticle arrays. High-κ materials such as ZnO and TiO2 have a large density of 
discrete trap levels, which are useful for CTF memory applications. In order to further 
reduce the impact of SILC on charge retention, monodispersed and spatially isolated 
metal oxide nanoparticles (ZnO and TiO2) of uniform shape, size and distribution were 
prepared on Si substrates. Substrates deposited with the spin-coated micelles were 
subjected to the atomic layer deposition (ALD) of ZnO or TiO2.  
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ALD is a method of cyclic deposition and oxidation in which films of high 
uniformity and controlled thickness are deposited by producing atomic layers 
sequentially as shown in Figure 3.16. ALD relies on vapour phase chemical reactions to 
form inorganic dielectric films but it offers a higher degree of control over the thickness 
through the number of deposition cycles employed, the growth rates by determining the 
temperature of deposition and surface functionality.
70 
The growth rate is temperature 
dependent. Low temperatures results in low rates of depositions as film-forming reaction 
rates decreases.
70
 Higher temperatures results in higher growth rates. However, 
temperatures that are too high to sustain the chemical bonding of the material would 
result in a reduction in the growth rates.
70
 ALD precursors should be highly volatile, 
extremely pure, non-toxic, self-decomposition free, etching-free (of the underlying 
SiO2), reaction-free (of gaseous phase), inexpensive, easily synthesizable and be able to 
nucleate on the substrate surface.
70
 The ALD precursors for ZnO and TiO2, diethyl zinc 
and titanium (IV) tetrachloride (TiCl4) respectively, have an affinity with the 
hydrophilic PVP core and would saturate the PVP core.
107
 After water exposure, the 
precursors would be oxidized into ZnO and TiO2 respectively according to the following 
reactions. 
 
















Reactive ion etching in an oxygen plasma and exposure to an UV/ozone plasma 
were then performed to remove the polymer template leaving behind ZnO or TiO2 
nanoparticles on the substrates. The chemical identity, number density, distribution and 
size of the nanoparticles were characterized. SOG was then spin-coated on to the 
substrates so that electrical characterization could be performed to determine the charge 
trapping capabilities of the metal oxide nanoparticles formed through this templated 
method. 
 
Figure 3.17. Schematic diagram showing the preparation of ZnO and TiO2 nanostructures on Si substrate 
using a PS-b-PVP template 
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Figure 3.18. Schematic diagram of a fabricated MIS capacitor with metal oxide nanostructures 
 
3.2 Characterization Methods 
3.2.1 Physical Characterization 
3.2.1.1 Ellipsometry 
Film thickness characterization was performed by ellipsometry (Wvase 32, J. A. 
Woollam. Co. Inc., USA). Scanning spectra were acquired over the 600-1000 nm 
wavelength range at three different incident angles, 65°, 70° and 75° for SiO2 and 
organic films. The thickness of the film was measured by recording ellipsometric angles, 
Ψ and ∆. A 3-layer model was established and fitted with the experimental data, Ψ and 
∆. The models used were silicon (Si.MAT) as the base layer with a thickness of 0.6 mm, 
thermally grown SiO2 (SiO2.MAT) as the next layer with a thickness of 3 nm and the 
film material (CAUCHY.MAT). Multiple readings were taken and averaged. The mean-
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squared error (MSE) values should be small to indicate reliability of the model to the 
measurement. 
3.2.1.2 Atomic Force Microscopy (AFM) 
The surface morphology of the samples was examined by the atomic force 
microscope (Nanoscope IV Multimode AFM, Veeco Instruments Inc., NY, USA). All 
images were collected in air using the tapping mode and with a monolithic Si tip. The 
drive frequency was 330 + 50 kHz and the voltage was between 3.0 and 4.0 V. The 
drive amplitude was about 300 mV and the scan rate was 1.0 or 1.2 Hz. 
3.2.1.3 Field Emission Transmission Electron Microscopy (FETEM) 
Field Emission Transmission Electron Microscope (FETEM) images of the 
composite thin films was obtained with a FETEM (JEM-2100f, JEOL, Japan) operated 
at 120 kV. Planar FETEM samples were prepared according to the following procedure. 
The sample was cut into bars of size 2 by 3 mm. The film side of the sample was 
attached to a FETEM copper slot of aperture size 800 μm using an opaque epoxy mix. 
The sample was then mounted on to a lapping stub using a heat sensitive wax (Gatan 
Inc., Pleasanton, CA, USA) with the back of the substrate exposed. The substrate was 
mechanically thinned until the sample was about 50 to 80 μm thick. Mechanical 
thinning was carried out by placing the stub in a Disc Grinder (Gatan Inc., or E.A. 
Fischione Instruments Inc., Export, PA, USA) and grinding the sample against 240 and 
600 grit papers. The sample was then removed from the stub and cleaned in acetone to 
remove the wax. The sample was then ion milled using Argon ions (Ar
+
) at angles of 10 
°, 5 ° and 2 ° for a total duration of less than 2 hours to create a dimpled film that was 
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sufficiently thin for FETEM characterization. To prepare cross-section TEM samples, 
the same procedure was followed except that the film sides of 2 bars were firmly 
adhered to each other using the epoxy mix before mechanical thinning and ion-milling 
were carried out. 
3.2.1.4 Field Emission Scanning Electron Microscopy (FESEM) 
FESEM (JSM-6700F, JEOL, Japan) was used to study the surface morphology 
of the samples. The accelerating voltage was 5 keV. The emission current was 10 µA 
and the working distance was 6 mm. 
3.2.2 Chemical Characterization 
3.2.2.1 X-Ray Photoelectron Spectroscopy (XPS) 
X-ray photoelectron spectroscopy (XPS) measurements were performed (Kratos 
AXIS Ultra
DLD
, Kratos Analytical Ltd, Japan) with a monochromatized Al Kα x-ray 
source (1486.71 eV, 5 mA, 15 kV (75 W)) at a constant dwell time of 100-400 ms. The 
core-level signals were obtained at a photoelectron takeoff angle of 90 °, with respect to 
the sample surface. The pressure in the analysis chamber was maintained at 5.0 × 10
-9 
Torr or lower. All binding energies were referenced to the carbon 1s hydrocarbon peak 
at 284.6 eV. During peak analysis, the line width (full width at half-maximum or 
FWHM) for the Gaussian peaks were kept at a constant value for all components in a 
particular spectrum. 
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3.2.3 Electrical Characterization 
3.2.3.1 Capacitance-Voltage Measurement (C-V) 
C-V measurements were performed to determine the electrical characteristics of 
the prepared MIS capacitor. A MIS capacitor is made up of an insulator or a dielectric 
material that is sandwiched between a p-type semiconductor substrate at the bottom and 
a metal electrode at the top as shown in Figure 3.19(a). C-V measurements would be 
performed using the HP4284A precision LCR meter at a measurement frequency of 100 
kHz. During a C-V measurement, the backside of the semiconductor substrate, which is 
coated with metal, is grounded while a direct current (DC) voltage, superimposed by an 
alternating current (AC) signal of a high frequency, is applied to the top metal 
electrode.
108
 When a voltage is applied to the top metal electrode, charge carriers in the 
p-type semiconductor will respond to the generated electric field accordingly. This 
response can be tracked by measuring the capacitance of the MIS capacitor as a function 







Figure 3.19. (a) Schematic diagram of a MIS capacitor undergoing C-V measurement (b) C-V graph for a 
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 For a p-type semiconductor substrate, when a large negative bias is applied to the 
top electrode, the majority hole carriers are attracted to the semiconductor-insulator 
interface and accumulate at the interface. When the voltage is sufficiently negative, 
strong accumulation of hole carriers occurs at the interface and so a large constant 
capacitance, the dielectric capacitance (Cdielectric) is registered as shown in Figure 3.20(a) 












          (3.1) 
where εi is the permittivity of the dielectric material, A is the area of the top metal 
electrode and tdielectric is the thickness of dielectric layer. 
When the applied voltage increases in the positive direction, holes are repelled 
from the interface into the bulk of the substrate. The MIS capacitor is said to be depleted 
of its majority carriers. What remains at the interface is a carrier-depleted region known 
as the depletion region that is made up of immobile negatively charged ions. The total 
capacitance (Ctotal) now consists of two series capacitances, the dielectric capacitance 
(Cdielectric) and the depletion capacitance (Cdepletion) as shown in Figure 3.20(b). Two 
capacitances in series decrease the total capacitance as shown in 
depletiondielectrictotal CCC
111





     (3.2) 
where εSi is the permittivity of the Si substrate and W is the depletion width or thickness 
of the depletion region. 
Increasing the applied voltage in the positive direction causes the depletion 
region to penetrate deeper into the substrate to a maximum depth. Inversion of the 
minority electron carriers sets in as the positive voltage attracts electrons to the 
semiconductor-insulator interface forming an inversion layer. The applied voltage at 
which an inversion layer forms at the semiconductor-insulator interface is known as the 
threshold voltage. The total capacitance reaches a minimum value as the depletion 
region reaches its maximum width. 
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 The flat band voltage (VFB) is the voltage that must be applied to the MIS 
capacitor so that the energy band diagram of the semiconductor is flat. The flat band 










V        (3.3) 
where 
M  is the metal work function,  is the electron affinity of the semiconductor, 
EG is the bandgap of the semiconductor, q is the electronic charge, k is the Boltzmann 
constant, T is the temperature, NA is the acceptor density in the p-type semiconductor 
and ni is the intrinsic carrier concentration of the semiconductor. For an ideal MIS 
capacitor with no charges stored, using a Au metal gate, SiO2 oxide and p-Si 
semiconductor, the theoretical VFB is calculated to be 0.06 V. The VFB of a MIS 
capacitor could also be determined from a C-V graph, which is the gate voltage at which 








FBC         (3.4) 
where Cdielectric is the capacitance of the dielectric or oxide, εSi is the permittivity of the Si 








        (3.5) 
where εSi is the permittivity of the Si substrate, k is the Boltzmann constant, T is the 
temperature, q is the electronic charge and NA is the acceptor density in p-Si.  
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Figure 3.21. Energy band diagram of MIS capacitor  
 
In programming a Flash memory cell, charge carriers are injected into the CSCs 
where they are trapped and stored. By performing C-V measurements on MIS capacitors 
with CSCs, charge carriers are injected into the charge storage layer and its charge 
trapping capabilities are determined. The C-V measurement is performed by first 
applying a voltage sweep from positive voltages (deep inversion) to negative voltages 
(strong accumulation). When positive voltages are applied, the capacitor operates at 
strong inversion. Minority electron carriers at the inversion layer tunnel from the 
substrate into the dielectric layer by the substrate injection mechanism.
30
 As the voltage 
sweeps towards negative values, the capacitor operates at strong accumulation. The 
majority hole carriers are injected from the substrate into the dielectric layer. In order to 
determine whether charge carriers are stored in the CSCs of the dielectric layer during 
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this sweep, a reverse sweep from negative voltages (strong accumulation) to positive 
voltages (deep inversion) is applied. If no charge carrier has been stored in the dielectric 
layer, the reverse sweep would be well-superimposed over the C-V graph for the initial 
sweep from positive to negative voltages. There is no shift in the VFB. When charges are 
stored in the MIS capacitor, a lateral shift in the C-V graph for the reverse sweep from 
the initial C-V graph, forming a hysteresis, would be observed as shown in Figure 3.22. 
A clockwise hysteresis indicates that there is a net negative charging due to electron 
trapping.
64
 When negative charges are present in the dielectric layer, the minority 
electron carriers in the p-type substrate are repelled from the interface. A more positive 
bias must be applied to cause an inversion layer to be formed resulting in a shift in the 
C-V graph to the right or a VFB shift towards more positive values. A counter-clockwise 
hysteresis indicates that there is a net positive charging due to hole trapping.
30
 When 
positive charges are present in the dielectric layer, the positive bias applied is reinforced 
making it easier to cause an inversion. The C-V graph is shifted to the left or a VFB shift 
towards more negative values. The amount of charges stored per unit area (Neff) can be 








        (3.6)
 
where Cdielectric is the capacitance of the dielectric, ∆VFB is the shift in the flat band 
voltage, q is the electronic charge and A is the gate area or the area of the electrode. In a 
memory cell, the state of the cell, whether programmed or erased, is determined by the 




















































                             (3.7) 
where Vth is the threshold voltage, VFB is the flat band voltage, q is the electronic 
charge, k is the Boltzmann constant, T is the temperature, NA is the acceptor density in 
the p-type semiconductor, ni is the intrinsic carrier concentration of the semiconductor, 
εsi is the permittivity of silicon and Cdielectric is the capacitance of the dielectric. A shift in 
the VFB due to the storage of charges would therefore result in a corresponding shift in 
the Vth, indicating a change in state of the memory cell. The determination of the ∆VFB 
from the shift in the C-V graphs for the charged MIS capacitor would be a realistic 
indication of the threshold voltage shift when the MIS capacitor is fabricated into a 
memory cell.  
 
(a)      (b) 
Figure 3.22. C-V graphs showing (a) clockwise hysteresis (b) counter-clockwise hysteresis
30
 
C-V measurements were performed (HP4284A precision LCR meter, Hewlett-Packard, 
USA) at a measurement frequency of 100 kHz. C-V measurements were carried out in 
the dark and at room temperature by applying a bi-directional gate voltage sweep to the 
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top electrode at a rate of 0.17 Vs
-1
 while keeping the back electrode grounded. The MIS 
capacitor was thus made to switch from inversion mode to accumulation mode and back, 
for substrate electron injection at positive voltages and substrate hole injection at 
negative voltages. VFB, of an uncharged MIS capacitor was determined from the C-V 
graph when a small gate voltage sweep from 1 V to -1 V was applied. The 
measurements were performed on three different electrodes across each sample to 
determine the uniformity of the films deposited. 
3.2.3.2 Capacitance-time Measurement (C-t) 
C-t measurements were performed (HP4284A precision LCR meter, Hewlett-
Packard, USA) on charged devices by monitoring the capacitance as a function of time 
at the VFB. The devices were charged by applying a large positive voltage for electron 
injection from the substrate or a large negative voltage for hole injection from the 
substrate for 2 minutes. A voltage equal to the uncharged VFB was applied to the top 
electrode while keeping the back electrode grounded. At this VFB, no charge carrier was 
directly injected from the top electrode or from the substrate, allowing the free charges 
already stored in the film to hop from trap to trap and be discharged. At time zero, the 
films were fully charged and the normalized capacitance was taken to be ‘one’. The 
charge carriers were progressively discharged and when the film was fully discharged, 
the normalized capacitance would assume a value of ‘zero’. Up to 104 s of discharging 
was performed.  
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Chapter 4: Non-Templated Synthesis of Metal Nanocrystals 
for Memory Application 
 
In this chapter, Pt nanocrystals were prepared on Si substrates through non-
templated means. The effect of functionalizing the substrate with amine-terminated 
groups, the choice of reduction by chemical or thermal reduction and the method of 
precursor distribution by self-assembly or spin-coating on the resulting size, number 
density, distribution and chemical identity of the nanocrystals synthesized were 
characterized and studied using the FESEM, AFM and XPS. SOG was then spin-coated 
on to the substrates so that electrical characterization by C-V measurements could be 
performed to understand the effect of the physical properties of the Pt nanocrystals on 
their charge trapping capabilities and to study the interaction of Pt with the surrounding 
dielectric.   
4.1 Experimental Section 
4.1.1 Materials 
Silicon (Si) wafers (from Globalfoundries Singapore Pte. Ltd.) used in this work 
were 0.6 mm thick, boron p-doped and of the (100) orientation with a 3 nm thick 
thermally grown oxide. The Pt precursor, platinum acetylacetonate (Pt(acac)2, 97 %, 
from Aldrich, USA) was used as received. AR grade methanol and acetone (all from 
Merck, Germany) were directly used to clean the Si substrates. HPLC grade acetone 
(from Tedia Company Inc., USA) was directly used as a solvent for the Pt precursor. 
Borane dimethylamine complex (97 %, from Aldrich, USA) was used as a chemical 
reducing agent. HPLC grade ethanol (from Tedia Company Inc., USA) was used as a 
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solvent for the borane dimethylamine complex. Hydrogen peroxide (30%) and 
concentrated sulphuric acid (97%) (all from Merck, Germany) were used as received to 
prepare the “piranha” solution. P-aminophenyltrimethoxysilane (APhS) (from Aldrich, 
USA) was used as received. HPLC grade toluene (from Tedia Company Inc., USA) was 
used as a solvent for APhS. Accuglass T-14 (214) methyl siloxane SOG (from 
Honeywell International Inc., USA) was stored at 4 °C and thawed at room temperature 
for a day before use. Nitrogen gas (from SOXAL, France) was used to blow dry the 
substrates. 
4.1.2 Cleaning of Si Substrates 
Si wafers were cut and sonicated in AR grade methanol for 30 minutes. The 
substrates were subsequently sonicated in AR grade acetone for 30 minutes. The 
substrates were blown dry in inert nitrogen gas and were further dried at 80°C in the 
oven for 30 minutes to remove any solvent residue.   
4.1.3 Preparation of Amine-derivatized Si Substrates 
Cleaned Si wafers were treated with a 7/3 (v/v) mixture of concentrated 
sulphuric acid and 30 % hydrogen peroxide (“piranha” solution) for 45 minutes at 75 °C 
to create a surface rich in hydroxyl groups to facilitate the subsequent silanization 
process.
104
 The treated substrates were rinsed with a copious amount of water and 
acetone. They were blown dry in inert nitrogen gas and were dried at 100 °C in the oven 
for 30 minutes to remove moisture from the surface. Amine-derivatized substrates were 
prepared by immersing the hydroxyl-rich substrates in a 5 mM APhS solution in toluene 
for 2 hours. The concentration of the APhS solution and the duration of the silanization 
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were optimized to ensure a uniform monolayer deposition of APhS based on the work 
done by F. Zhang et al..
110
 Subsequently, the substrates were rinsed and sonicated with 
toluene to remove any unbonded APhS molecules. The substrates were harvested by 
rinsing successively with toluene and methanol and were blown dry with inert nitrogen 
gas.  
4.1.4 Preparation of Platinum Nanocrystals on Si Substrates by Self-
assembly 
The Pt precursor, Pt(acac)2 was dissolved in acetone at a loading of 1 wt% 
(metal precursor to solvent) by ultrasonication in a ultrasonic water bath for 15 minutes. 
Cleaned Si substrates and amine-derivatized Si substrates were immersed in the Pt 
precursor solution at room temperature for 24 hours. The substrates were harvested by 
rinsing with acetone and blown dry with inert nitrogen gas. To thermally reduce the Pt 
precursor, the substrates were thermally treated at 80 °C and 150 °C for 1 minute each 
on a hotplate. The substrates were then placed in the furnace at 250 °C. The temperature 
was ramped from 250 °C to 425 °C at a rate of 15 °C/min. The substrates were heated 
for 1 hour at 425 °C. They were cooled in the furnace for 2 hours to about 130 °C at a 
rate of 2.5 °C/min before retrieving the samples from the furnace. To chemically reduce 
the Pt precursor, the substrates were immersed in a 0.1 M borane dimethylamine 
complex solution in ethanol for 24 hours. The substrates were harvested by rinsing with 
ethanol and were blown dry with inert nitrogen gas. 
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4.1.5 Preparation of Platinum Nanocrystals on Si Substrates by Spin-coating 
The Pt precursor, Pt(acac)2 was dissolved in acetone at a loading of 1 wt% 
(metal precursor to solvent) by sonicating in a ultrasonic water bath for 15 minutes. 
Using a pipette, 50 µL of the Pt precursor solution was uniformly dispensed on to the 
cleaned Si substrate. Spin-coating (Spincoat G3-8, Specialty Coating Systems, USA) 
was performed at a spinning speed of 9500 rpm for 10 s. Acceleration to the desired 
speed from rest and deceleration from the desired speed to rest were set to be achieved 
in 3 s. To chemically reduce the Pt precursor, the substrates were immersed in a 0.1 M 
borane dimethylamine complex solution in ethanol for 24 hours. The substrates were 
harvested by rinsing with ethanol and blown dry with inert nitrogen gas. 
4.1.6 Preparation of MIS Capacitor 
The SOG sol was uniformly dispensed on to the Si substrates with and without 
Pt nanocrystals. Spin-coating was performed using a spin-coater (Spincoat G3-8, 
Specialty Coating Systems, US) at a spinning speed of 9500 rpm for 10 s. Acceleration 
to the desired speed from rest and deceleration from the desired speed to rest were set to 
be achieved in 3 s. The films were baked at 80 °C and 150 °C for 1 minute each on a 
hotplate. The substrates were then placed in the furnace at 250 °C. The temperature was 
ramped from 250 °C to 425 °C at a rate of 15 °C/min. The substrates were heated for 1 
hour at 425 °C. They were cooled in the furnace for 2 hours to about 130 °C at a rate of 
2.5 °C/min before retrieving the samples from the furnace. The thickness of the cured 
SOG film deposited on the Si substrates was about 200 nm. Gold electrodes of thickness 
120 nm were deposited on the surface of the SOG films by e-beam evaporation through 




. The unpolished 
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backside of the Si substrates was scratched with a piece of sandpaper to remove the 
surface oxide so as to expose the underlying Si. A 500 nm thick layer of gold was 
sputtered on the backside of the Si substrate.  
4.2 Results and Discussion 
4.2.1 X-ray Photoelectron Spectroscopy (XPS) 
 XPS was performed on cleaned Si substrates and on amine-derivatized Si 
substrates described in Section 4.1.3. The Carbon (C) 1s scan for the bare Si substrate 
has a peak at 284.6 eV due to the presence of adventitious carbon on the surface of the 
Si substrate. The Nitrogen (N) 1s scan has no distinct peak, indicating that N was absent. 
The C 1s scan for amine-derivatized Si substrates has peaks at 284.6 eV and at 285.8eV, 
which match with literature values for C-C bond and the C-N bond
104,111,112
 respectively 
as shown in Figure 4.1(a). The N 1s scan also shows a distinct –NH2 peak at 399.4 
eV
104
. The presence of the C-N peak and the –NH2 peaks shows that APhS has been 
deposited to form amine-derivatized Si substrates as described in Section 4.1.3. The 
peak at 401.7 eV observed in the N 1s scan could be attributed to either the reaction of 
the amine groups with atmospheric carbon dioxide or attributed to hydrogen bonding, as 

































































   
Figure 4.1. XPS scans for (a) C 1s and (b) N1s for amine-derivatized Si substrates  
 
 XPS was performed on powdered Pt(acac)2 and on Si substrates with the reduced 
Pt precursor described in Section 4.1.4 and 4.1.5. The Pt 4f scan for the powdered 
Pt(acac)2 contains Pt
2+
 4f doublet peaks at 73.2 eV and 76.5 eV as shown in Figure 
4.2(a). The Pt 4f scans for Si substrates with the reduced Pt precursor contains Pt 4f7/2 
and 4f5/2 peaks at lower binding energies of 71.4 eV and 74.7 eV respectively as shown 





 This shows that the Pt precursor has been reduced into elemental 
Pt
0 
by both thermal and chemical means as described in Section 4.1.4 and 4.1.5.  
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(a)                  (b) 
Figure 4.2. XPS Pt 4f scans for (a) Pt(acac)2 (b) Si substrates with reduced Pt precursor 
4.2.2 Atomic Force Microscopy (AFM) 
AFM was performed on cleaned Si substrates and on amine-derivatized Si 
substrates described in Section 4.1.3. The surfaces of both Si and amine-derivatized Si 
substrates were fairly featureless as shown in Figure 4.3 with low root-mean-square 






Figure 4.3. AFM images (5 µm scan) of (a) bare Si substrate (b) amine-derivatized Si substrate 
 
According to the classical nucleation theory, zero-valence Pt atoms formed 
through either the reduction of ions or bond breaking of compounds produce small 
clusters that are thermodynamically unstable. These clusters either dissolve to lower the 
free energy should they be smaller than the critical radius or overcome a critical free 
energy barrier and become thermodynamically stable nuclei should they be larger than 
the critical radius. These stable nuclei then grow into nanoparticles at the consumption 
of free atoms. The three important variables that affect the nucleation process are 
surface energy, reaction temperature and degree of supersaturation.
114
 
AFM was performed on Si and amine-derivatized Si substrates both with 
thermally reduced Pt precursor prepared by the self-assembly method described in 
Section 4.1.4. Distinct features, absent on bare Si and amine-derivatized substrates, 
could be clearly observed on both surfaces as shown in Figure 4.4. These features were 
likely to be Pt nanocrystals as verified by XPS. The average height and the number 
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respectively. The average height and the number density of the nanocrystals present on 





smaller average height and higher number density of the nanocrystals present on the 
amine-derivatized Si substrate indicate that the presence of APhS on the surface has 
reduced the size and increased the number density of the Pt nanocrystals formed. APhS, 
which contains a bulky benzene ring, could have provided steric stabilization
53,56
 to the 
nanocrystals formed by preventing them from agglomerating, resulting in the synthesis 
of smaller nanocrystals on the surface of the amine-derivatized Si substrate. The amine-
terminated functional group of APhS has an affinity with the acetylacetonate ligands of 
the Pt precursor
53,104
 leading to the self-assembly of more Pt precursor molecules on the 
surface of the amine-derivatized Si substrate than on the bare Si substrate. This created a 
system with a higher degree of supersaturation for a greater extent of nuclei 
formation,
114






Figure 4.4. AFM images (5 µm scan) of Pt nanocrystals formed by the self-assembly method after 
thermal reduction on a (a) bare Si substrate (b) amine-derivatized Si substrate  
 
AFM was performed on amine-derivatized Si substrates with thermally or 
chemically reduced Pt precursor prepared by the self-assembly method described in 
Section 4.1.4. The distinct features observed on both samples as shown in Figure 4.5 
were likely to be Pt nanocrystals as verified by XPS. The average height and the number 





 respectively. The average height and the number density of the 




respectively. The nanocrystals prepared by both thermal and chemical means have 
similar average sizes but the number density of the nanocrystals prepared by chemical 
reduction was significantly higher than those prepared by thermal reduction. A higher 
number density of nanocrystals formed indicates that more nuclei have been formed. 
The variables affecting the nucleation process are surface energy, reaction temperature 
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and degree of supersaturation.
114
 These factors could be further studied to understand 






Figure 4.5. AFM images (1 µm scan) of amine-derivatized Si substrate with Pt nanocrystals formed by 
the self-assembly method after (a) thermal reduction and (b) chemical reduction 
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AFM was performed on Si substrates with chemically reduced Pt precursor 
prepared by the spin-coating method described in Section 4.1.5. Large distinct features 
as shown in Figure 4.6, likely to be Pt nanocrystals as verified by XPS, were observed. 





 respectively.  
 
Figure 4.6. AFM image (1 µm scan) of Si substrate with Pt nanocrystals after the chemical reduction of 
Pt(acac)2 distributed by the spin-coated method 
4.2.3 Field Emission Scanning Electron Microscopy (FESEM) 
 FESEM was performed on the Si substrates prepared in Section 4.1.4 by the self-
assembly method. The Pt nanocrystals were too small to be observed under the FESEM.  
FESEM was performed on the Si substrates prepared in Section 4.1.5 by the 
spin-coating method. Figure 4.7(a) shows the surface of the Si substrate after the Pt 
precursor, Pt(acac)2 dissolved in acetone, has been spin-coated on to it. The image 
shows that the distribution of Pt precursor molecules was non-uniform and patches of Pt 
precursor aggregates were formed on the Si surface. Figure 4.7(b) shows the surface of 
the Si substrate after the Pt precursor has been chemically reduced to form Pt 
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nanocrystals. The distribution of the Pt nanocrystals on the surface was also non-
uniform and the average size of the nanocrystals was 24.9±8.1 nm, significantly larger 
than the Pt nanocrystals formed by the self-assembly method. The close proximity of the 
Pt precursor molecules in each patch and the absence of APhS to provide steric 
stabilization could have led to the growth and aggregation of Pt nanocrystals to such 
sizes. The absence of size control had also led to the synthesis of nanocrystals with non-






Figure 4.7. FESEM images of (a) Pt(acac)2 spin-coated on a Si substrate (b) Pt nanocrystals formed after 
the chemical reduction of Pt(acac)2 distributed by the spin-coated method  
4.2.4 Capacitance-Voltage Measurement (C-V) 
MIS capacitors were prepared according to Section 4.1.6 using substrates with Pt 
nanocrystals prepared according to Section 4.1.5 through the spin-coating method and 
on bare Si substrates spin-coated with a film of SOG. High frequency (100 kHz) C-V 
measurements were performed on the MIS capacitors prepared. Figure 4.8(a) shows the 
C-V graphs for a pure SOG film and for a SOG film with Pt nanocrystals prepared 
according to Section 4.1.5 by the spin-coating method. The C-V graphs show a counter-
clockwise hysteresis, a shift in the VFB to negative voltages, for both SOG films with 
and without Pt nanocrystals when a bi-directional gate voltage sweep in the range ±5 V 
was applied. This indicates net storage of holes in the charge traps via the substrate 
injection mechanism.
30
 The counter-clockwise hysteresis of 0.59 V observed in a pure 
SOG film indicates the presence of charge traps that could have originated from bulk 
traps in the SOG film, as well as interface traps at the Si-SiO2 interface.
33
 With the 
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presence of Pt nanocrystals in the SOG films, there was an enhancement of the counter-
clockwise hysteresis from 0.59 V for SOG to 1.85 V for SOG with Pt, indicating 
enhanced net hole storage. A capacitance ledge in the positive voltage region of the 
graphs when the voltage was swept from positive to negative voltages is observed in the 
C-V graphs. This phenomenon could be due to the presence of negatively charged 
interface states that continuously emit electrons in the inversion region, which could be 
reduced by surface passivation.
115
   
When the applied gate voltage was swept from 5 V to -5 V, the VFB for the C-V 
graphs for SOG and SOG with Pt were 0.06 V and 0.14 V respectively. The slight shift 
in the VFB for the SOG film containing Pt towards positive voltages indicates that SOG 
film containing Pt has experienced a greater extent of electron trapping via the substrate 
injection mechanism than the pure SOG film. This is consistent with published works, 
which reported that high work function metals are electron trapping as electrons are 
trapped in the deep potential well formed due to the large nanocrystal-Si conduction 
band offset
13
 as depicted in the energy band diagram in Figure 4.9(a). 
When the applied gate voltage was swept from -5 V to 5 V, the VFB for the C-V 
graphs for SOG and SOG with Pt were -0.53 V and -1.71 V respectively. The shift in the 
VFB to negative voltages indicates that hole trapping via the substrate injection 
mechanism has taken place. The larger shift in the VFB by the SOG film containing Pt 
compared to the pure SOG film shows that more hole traps have been created with the 
presence of Pt. The source of the hole traps could either be the trap levels within the 
nanocrystals or localized traps at the nanocrystal-dielectric interface as literature 
suggests.
116
 Due to Fermi-level pinning, high work function metals such as Pt may 
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behave like mid-gap metals rather than high work function metals due to their 
interaction with the surrounding dielectric as depicted in the energy band diagram in 
Figure 4.9(b) and so exhibit symmetric electron and hole charge storage capacities.
33
 
This would explain why both electron and hole trapping via the substrate injection 
mechanism were observed for SOG films containing Pt. Traps at the nanocrystal-
dielectric interface could have also been a source of hole traps as SOG films inherently 
contained hole traps as observed. The presence of Pt nanocrystals may have created 
additional hole traps at the nanocrystal-dielectric interface resulting in holes being 
trapped when subjected to negative voltages. The capability of the nanocrystals to store 
both electrons and holes shows the ability of the memory device to be programmed and 
erased.  
 
                   (a) 
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      (b) 
 
Figure 4.8. C-V graphs for (a) pure SOG film and SOG film with Pt nanocrystals prepared according to 
the spin-coating method in Section 4.1.5 (b) pure SOG film and SOG film with Pt nanocrystals prepared 







Figure 4.9. Schematic energy band diagram of the Pt nanocrystal MIS capacitor (a) effective work-
function of Pt with SiO2 is 5.41 eV from the work of Gu et. al 
90
 (b) proposed effective work function of 
Pt in this work due to Fermi-level pinning   
 
MIS capacitors were prepared according to Section 4.1.6 using substrates with Pt 
nanocrystals prepared according to Section 4.1.4 through the self-assembly method. 
High frequency (100 kHz) C-V measurements were performed on MIS capacitors 
prepared. The C-V graphs in Figure 4.8(b) show that counter-clockwise hysteresis 
observed in the pure SOG film did not exhibit an enhancement with the presence of Pt 
nanocrystals. This indicates that Pt nanocrystals present in the SOG film did not create 
additional traps for charge storage. Pt nanocrystals prepared through the spin-coating 
method were able to store charges while Pt nanocrystals prepared through the self-
assembly method did not have charge trapping capabilities. Pt nanocrystals prepared 
through the spin-coating method were significantly larger and have a non-uniform 
distribution while Pt nanocrystals prepared through the self-assembly method were 
smaller and have a higher number density. A high number density of small sized 
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nanocrystals is desirable for Flash memory applications to ensure high charge storage to 
establish a significant shift in the Vth between the programmed and erased states and to 
ensure that a small number of charges are stored in each nanocrystal according to the 
Coulomb Blockade effect
36,40
 to minimize the impact of SILC.
9
 Although nanocrystals 
prepared through the self-assembly method have a higher number density than the 
nanocrystals prepared through the spin-coating method, they did not exhibit any charge 
storage capability. The size of the nanocrystals is therefore an important factor and it 
could therefore be inferred that a minimum critical nanocrystal size is necessary for 
charge storage to take place. Nanocrystals should be small enough to exhibit the 
Coulomb Blockade effect but not too small such that they fail to store any charge.  
4.3 Conclusion 
The non-templated synthesis of high work function Pt nanocrystals was 
demonstrated by distributing the Pt precursor on Si substrates by the self-assembly or 
spin-coating method followed by the reduction of the metal precursor into zero-valence 
atoms by chemical or thermal reduction to form metal nanocrystals. This work has 
shown that the number density, size and distribution of the Pt nanocrystals formed on Si 
could be tailored by firstly, functionalizing Si substrates with APhS to form smaller and 
higher number density nanocrystals, secondly, the choice of precursor reduction with 
chemical reduction forming higher number density nanocrystals and lastly the choice of 
distributing the metal precursor on the Si surface with the self-assembly method 
exhibiting a more uniform distribution of smaller nanocrystals with a higher number 
density. Although a high number density of small and uniformly distributed 
nanocrystals is desirable for memory applications, C-V results show that nanocrystals 
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that were too small failed to store charges. The size of the nanocrystals formed should 
exceed a critical minimum size in order to exhibit charge storage capabilities. C-V 
results show that the nanocrystals formed by the spin-coating method were able to store 
both electrons and holes and the source of these charge traps could either be the trap 
levels within the nanocrystals or localized traps at the nanocrystal-dielectric interface. 
The effect of Fermi-level pinning with the dielectric could have caused the Pt 
nanocrystals to behave like mid-gap metals in storing both electrons and holes. This 
clearly demonstrates the applicability of Pt nanocrystals to serve as CSCs in nanocrystal 
memory devices as they could be effectively programmed and erased.  
The non-templated synthesis of Pt nanocrystals employed in this work is 
inadequate to serve as CSCs in memory devices. The spin-coating method failed to 
uniformly distribute the metal precursor on the Si surface and produced nanocrystals 
that were non-uniformly distributed and with a large size distribution. This would 
produce memory devices with non-uniform device performances. The self-assembly 
method of distributing the metal precursor produced nanocrystals that were too small to 
store charges for memory device application. Therefore, there is a need to employ 
methods that are capable of synthesizing Pt nanocrystals of well-defined sizes and 
number density and distributing them uniformly on to the substrate.   
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Chapter 5: Non-templated Synthesis of Multi-layered Metal 
Nanocrystals in SOG for Memory Application 
 
In this chapter, metal nanocrystals (Ni, Pt and Pd) were prepared as embedded 
species in SOG films spin-coated on to Si substrates. The conventional method of 
synthesizing multi-layered nanocrystals on Si substrates involves multiple processing 
steps of repeated nanocrystal synthesis and control oxide deposition. This method 
reduces the number of processing steps involved by performing the synthesis of multi-
layered metal nanocrystals-embedded SOG films. Ellipsometry was performed to 
determine the film thickness while XPS and TEM characterization were performed to 
determine the chemical and physical properties of the embedded nanocrystals. C-V and 
C-t measurements were performed to study the charge trapping capabilities of the 
various high work function metal nanocrystals, the charge retention capabilities and the 
nanocrystal-dielectric interactions. Electrical characterization was also performed on 
thinned nanocrystals-embedded SOG films achieved by etching the spin-coated films to 
demonstrate the feasibility of tailoring the thickness of the control oxide for enhanced 
memory performance at low voltage operation. The concentration of the metal 
precursors added into the SOG sol was also varied to study its effect on the charge 
trapping capabilities of the resulting film. This work therefore seeks to demonstrate the 
feasibility of performing the simple, low-cost synthesis of a high density of uniformly 
distributed, well-isolated, sub-10 nm sized, multi-layered metal nanocrystals-embedded 
SOG films, in contrast to conventional methods that involve multiple, costly processing 
steps, and produce resultant devices that possess large memory windows at low voltage 
operation and good charge retention on a scaled 3 nm tunnelling oxide.  
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5.1 Experimental Section 
5.1.1 Materials 
Silicon (Si) wafers (from Globalfoundries Singapore Pte. Ltd.) used in this work 
were 0.6 mm thick, boron p-doped and of the (100) orientation with a 3 nm thick 
thermally grown oxide. The metal precursors, platinum acetylacetonate (Pt(acac)2, 97 
%), palladium acetylacetonate (Pd(acac)2, 99 %) and nickel acetylacetonate (Ni(acac)2, 
95 %)  (all from Aldrich, USA) were used as received. AR grade methanol and acetone 
(all from Merck, Germany) were directly used to clean the Si substrates. HPLC grade 
acetone and tetrahydrofuran (THF) (all from Tedia Company Inc., USA) were directly 
used as solvents for the metal precursors. Accuglass T-14 (214) methyl siloxane SOG 
(from Honeywell International Inc., USA) was stored at 4 °C and thawed at room 
temperature for a day before use. Nitrogen gas (from SOXAL, France) was used to blow 
dry the substrates. 
5.1.2 Cleaning of Si substrates 
Si wafers were cut and cleaned as described in Section 4.1.2.   
5.1.3 Deposition of SOG with metal precursors on Si substrates 
The metal precursors, Pt(acac)2, Pd(acac)2 and Ni(acac)2,were dissolved in their 
respective solvents (acetone for Pt(acac)2 and THF for both Pd(acac)2 and Ni(acac)2) at 
a concentration of 1 wt% and 1.5 wt% (metal precursor to solvent). The solutions were 
added to the SOG sols at a concentration of 0.2 wt% and 1 wt% (metal precursor to 
SOG). The mixtures were sonicated for 15 minutes to ensure that the resulting sols were 
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homogeneous. The SOG sol was uniformly dispensed on to the cleaned Si substrate. 
Spin-coating was performed using a spin-coater (Spincoat G3-8, Specialty Coating 
Systems, USA) at a spinning speed of 9500 rpm for 10 s. Acceleration to the desired 
speed from rest and deceleration from the desired speed to rest were set to be achieved 
in 3 s. The films were baked at 80 °C and 150 °C and 250 °C for 1 minute each. To 
reduce the thickness of the SOG films, baked SOG films were etched under an Ar and 
CHF3 plasma in a reactive ion etcher (Oxford plasmlab100, Oxford Instruments, UK) at 
30 mTorr, 150 W, 25 sccm Ar and 25 sccm CHF3 for 3 minutes. The substrates were 
then placed in the furnace at 250 °C. The temperature was ramped from 250 °C to 425 
°C at a rate of 15 °C/min. The substrates were heated for 1 hour at 425 °C. They were 
cooled in the furnace for 2 hours to about 130 °C at a rate of 2.5 °C/min before 
retrieving the samples from the furnace. 
5.1.4 Preparation of MIS Capacitor 
Gold electrodes were deposited on the surface of the SOG films and on the 
backside of Si wafers as described in Section 4.1.6. 
5.2 Results and Discussion 
5.2.1 Ellipsometry 
 The thicknesses of the SOG films were measured using the ellipsometer. Figure 
5.1 shows that the average thickness of the cured SOG films was about 200 nm. SOG 
films containing the metallic species were thinner than pure SOG films. This is due to 
the slight dilution of the SOG films when the metal precursors dissolved in solvents 
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such as acetone and THF were added to the SOG sol prior to spin-coating. Etching of 
the SOG films produced films of thicknesses around 110 nm.   
 
Figure 5.1. Comparison of average thicknesses of SOG films (with and without the metallic species, with 
and without etch). 
5.2.2 Field Emission Transmission Electron Microscopy (FETEM) 
The presence of the metal nanocrystals in the SOG films was verified through 
FETEM. Figure 5.2(a) shows the planar TEM image of an amorphous pure SOG film. 
Small nanocrystals with an average dot diameter of 5.1 ± 0.7 nm, 5.4 ± 1.0 nm and 7.2 ± 
1.1 nm were observed in SOG films containing the Ni, Pt and Pd species as shown in 







 was also observed in these SOG films. Increasing the Pt 
precursor concentration in the SOG sol results in a more saturated SOG sol, forming 
smaller and higher number density nanocrystals. The results are summarized in Table 
5.1. The nanocrystals were well-distributed and isolated by the amorphous SOG 




isolated nanocrystals have distinct lattice fringes with inter-planar distances that 
correspond well to the theoretical (111) lattice planes for the respective metals, 
affirming their identity and crystallinity as elemental metallic species. Figure 5.3 shows 
the cross-section images for SOG film with Pt. An image near the surface of the film, 
Figure 5.3(b), shows the presence of multi-layered nanocrystals. The number density of 






Mean size of 
nanocrystals 
(nm) 
Number density of 




SOG with 0.2wt% Ni 5.1 ± 0.7 1.8 x 10
12
 
SOG with 0.2wt% Pd 7.2 ± 1.1 6.7 x 10
11
 
      SOG with 0.2wt% Pt       5.4 ± 1.0 1.7 x 10
12
 
SOG with 1.0wt% Pt  3.3 ± 0.3 3.7 x 10
12
 
Table 5.1. Mean size, number density and interlattice spacing of the nanocrystals in the SOG films  
 
    




      
(c) Scale: 5 nm     (d) Scale: 5 nm 
   
  (e) Scale: 10 nm 
   
(f) Scale: 5 nm       (g) Scale: 5 nm 
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   (h) Scale: 5 nm   (i) Scale: 5 nm 
Figure 5.2. Planar FETEM images of (a) SOG film (b) SOG film with 0.2 wt% Ni (c) SOG film with 0.2 
wt% Pd (d) SOG with 0.2 wt% Pt (e) SOG film with 1.0 wt% Pt (f) SOG film with Pt under high 
magnification (g) SOG film with Pt showing the lattice fringes of a Pt nanocrystal ‘A’ taken from (f) with 
d-spacing: 2.26 Å (h) SOG film with Ni under high magnification (i) SOG film with Ni showing the 








Figure 5.3. Cross-section TEM images of SOG film with Pt showing the presence of multi-layered 
nanocrystals (a) image taken at the substrate-film interface (b) image taken at the top surface of the film 
with nanocrystals encircled. 
 
5.2.3 X-ray Photoelectron Spectroscopy (XPS) 
XPS with depth profiling was performed on the SOG films at different depths of 
the SOG film (at the surface, at 6 nm and 12 nm from the surface). As shown in Figure 
5.4, no Pt was detected at the film surface. At a depth of 6 nm from the film surface, Pt 
4f doublet peaks, which were absent in a pure SOG film, were detected. The intensity of 
the Pt 4f peaks increased with depth, saturating at 12 nm. The binding energy of the Pt 
4f7/2 and 4f5/2 peaks were approximately 71.5 eV and 74.8 eV, which correspond well to 
the literature values for Pt
0 
4f7/2 and 4f5/2 peaks.
55,113
 This result affirms that the Pt 




Figure 5.4. Pt 4f XPS spectra for SOG film containing Pt performed at the surface, 6 nm and 12 nm from 
the surface 
5.2.4 Capacitance-Voltage Measurement (C-V) 
High frequency (100 kHz) C-V measurements were performed on MIS 
capacitors prepared using the SOG films with and without the metallic species to study 
their electrical properties. A small gate voltage sweep from 1 V to -1 V was applied to 
the SOG films with and without nanocrystals to determine the VFB of the uncharged 
MIS capacitors.
117
 The VFB was 0.03 V. This value corresponds well to the theoretical 
VFB for the ideal Au metal gate-SiO2-Si substrate MIS capacitor. This suggests the 
chemical similarity between SOG and SiO2. Since there is no shift in the uncharged VFB 
when the metallic species was added to the SOG film, this shows that the presence of 
the nanocrystals in the SOG film did not alter the electrical property of the SOG film 
and no trapped charges were created during the synthesis. In addition, the measurements 
in this work were performed on three different electrodes across each sample and 
consistent results were obtained showing a uniform distribution of CSCs across the 
films.  
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The C-V graphs in Figure 5.5 shows a counter-clockwise hysteresis, a shift in the 
VFB to negative voltages, for all the samples when a bi-directional gate voltage sweep in 
the range ±5 V was applied. This indicates net storage of holes in the charge traps via 
the substrate injection mechanism.
30
 The counter-clockwise hysteresis window of 0.59 
V observed in a pure SOG film indicates the presence of charge traps that could have 
originated from bulk traps in the SOG film, as well as interface traps at the Si-SiO2 
interface.
33
 A capacitance ledge in the positive voltage region of the graphs when the 
voltage was swept from positive to negative voltages is observed in the C-V graphs. 
This phenomenon could be due to the presence of negatively charged interface states 
that continuously emit electrons in the inversion region, which could be reduced by 
surface passivation.
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When the MIS capacitors were swept from 5 V to -5 V, the VFB for the C-V 
graphs for SOG, Ni, Pt and Pd were shifted from the uncharged VFB of 0.03 V to the 
right towards positive voltages of 0.06 V, 0.07 V, 0.22 V and 0.28 V respectively as 
shown in Figure 5.5 and Figure 5.6. This indicates that electron trapping via the 
substrate injection mechanism has taken place. This is consistent with published works, 
which reported that high work function metals are electron trapping as electrons are 
trapped in the deep potential well formed due to the large nanocrystal-Si conduction 
band offset.
33
 However, due to Fermi-level pinning, the effective work function of these 
metals (vacuum work function for Ni is 5.15 eV
33
, Pd is 5.12 eV
90
 and Pt is 5.65 eV
90
) 
would be shifted towards the charge neutrality level of the dielectric.
33
 The shift in the 
VFB for the pure SOG film and the film containing Ni was insignificant at 0.03 V and 
0.04 V respectively, indicating that electron trapping was not prominent. This suggests 
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that there is a significant extent of Fermi-level pinning for Ni in SOG such that electron 
trapping is suppressed, which could be due to the higher degree of non-stoichiometry
90
 
and higher density of interface states
33,90
 at the Ni nanocrystal-SOG interface. Electron 
trapping in SOG films containing Pd and Pt was more significant as observed from the 
prominent shift in the VFB by approximately 0.2 V. Since SOG exhibits negligible 
electron trapping, it can be concluded that the nanocrystals present in the SOG films 
containing Pd and Pt were the source of electron traps in the SOG films. It is therefore 
likely that electrons were confined in the trap states
118
 within the Pd and Pt nanocrystals 
at positive voltages. As p-type Si substrates were used in these samples, the amount of 
electron injection from the inversion layer of the substrate would not be substantial with 
electrons as the minority carrier. Upon comparing Ni and Pd, which have similar work 
functions, Ni shows negligible electron trapping while Pd shows significant electron 
trapping. This observation could suggest a stronger Fermi-level pinning effect in Ni-
SOG than in Pd-SOG interfaces.   
When the MIS capacitors were swept from -5 V to 5 V, the VFB for the C-V 
graphs for SOG, Ni, Pt and Pd were shifted to the left towards negative voltages of -0.53 
V, -0.88 V, -1.16 V and -0.92 V respectively as shown in Figure 5.5 and Figure 5.6. 
This indicates that hole trapping via the substrate injection mechanism has taken place. 
The source of the hole traps could either be the trap levels within the nanocrystals or 
localized traps at the nanocrystal-dielectric interface as literature may suggest.
116
 Due to 
Fermi-level pinning, high work function metals such as Pt, Pd and Ni may behave like 
mid-gap metals rather than high work function metals due to their interaction with the 




 This would explain why both electron and hole trapping via the substrate 
injection mechanism were observed for SOG films containing Ni, Pt and Pd. Traps at 
the nanocrystal-dielectric interface could have also been a source of hole traps as SOG 
films inherently contain hole traps as observed. The presence of Ni, Pt and Pd 
nanocrystals may have created additional hole traps at the nanocrystal-dielectric 
interface resulting in holes being trapped when subjected to negative voltages. The 
capability of the nanocrystals to store both electrons and holes shows the ability of the 
memory device to be programmed and erased. 
With the presence of the Ni, Pt and Pd species in the SOG films, there was an 
enhancement of the counter-clockwise hysteresis (hysteresis window of 0.59 V for 
SOG, 0.95 V for Ni, 1.38 V for Pt and 1.20 V for Pd at ±5 V sweeps), observed by the 
prominent shift in the VFB towards negative voltages, indicating enhanced net hole 
storage. Increasing the voltage bias from ±5 V to ±8 V and to ±10 V increases the 
window to more than 2 V at ±10 V as shown in Figure 5.6 shows that the films were not 
saturated with charges when subjected to a bias of ±5 V and more charges could be 
injected into the film by applying a higher potential difference across the film. 
Increasing the weight percentage of the Pt species in SOG from 0.2 wt% to 1 wt% 
further enhanced the memory window to 1.57 V at the sweep voltage of ±5 V as shown 
in Figure 5.6(a). This shows that more Pt present in the SOG film would create more 
charge traps for charge storage to take place.  
Further decreasing the thickness of the SOG film from about 200 nm to about 
110 nm by etching, while maintaining the same gate voltage at ±5 V, has allowed more 
carriers to be injected into the charge storage layer by the substrate injection mechanism 
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since the capacitor was subjected to a stronger electric field. As shown in Figure 5.5(d), 
the hysteresis window of the SOG film was enhanced from 1.4 V to 2.32 V by 0.92 V 
when 0.2 wt% Pd was present. A calculation of the area enclosed by the hysteresis 
window would give the number density of charge carriers stored in the device. 
Calculation (Neff = Cdielectric∆VFB/qA) shows that 0.92 V enhancement of the hysteresis 
window indicates that the number density of stored charges due to the presence Pd 




. This enhanced hysteresis window of more than 2 V at 
voltage sweeps of ±5 V for SOG films containing metal nanocrystals is advantageous, 
since it would translate into a significant shift in the threshold voltage between the 
programmed and erased states of a memory cell required for effective readout.
12
 
Achieving a hysteresis window of more than 1 V at a significantly lower programming 
voltage of 5 V, which is a 30-40 %
119
 reduction in the programming voltage of existing 
Flash memory devices,
40,119
 is therefore significant in fabricating memory devices at 
reduced operating costs. The memory window of the MIS capacitors especially for SOG 
films containing multi-layered Pt and Pd nanocrystals is superior to single-layer metal 
nanocrystal memory devices reported in literature as summarized in Table 5.2. These 
device structures (p-Si / 5 nm HfO2 / Pt nanocrystals / 30 nm atomic-layer deposited 
(ALD) HfO2
12
 and p-Si /10 nm HfO2 / Au nanoparticles /13 nm sol-gel HfO2
45
) 
exhibited memory windows (0.9 V and 0.8 V respectively) that are smaller than our 
fabricated devices (p-Si/3 nm SiO2/Pt nanocrystals/200 nm SOG) at a voltage sweep of 
±5 V. This work has therefore shown that a multi-layered metal nanocrystal memory 
device with better performance over single-layer metal nanocrystal memory device 
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could be prepared in a sol-gel SOG dielectric without additional processing steps that 
are necessary in conventional methods to create multi-layered nanocrystals. 










































            (a) 























































































     








































 SOG with Pd etched
 
(d) 
Figure 5.5. C-V for SOG films with and without metal nanocrystals (film thickness: 200 nm thick for (a), 
(b) and (c); 110 nm for (d)) (a) SOG and SOG with 0.2 wt% Pt (b) SOG and SOG with 0.2 wt% Pd (c) 
SOG and SOG with 0.2 wt% Ni (d) SOG and SOG with 0.2 wt% Pd, both with 3 minutes of etching 
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Figure 5.6. Summary of C-V results for SOG films with and without metal nanocrystals – plots of 
flatband voltages at forward and reverse sweeps against sweep voltage (±5 V, ±8 V, ±10 V) applied. A 
small gate voltage sweep from 1 V to -1 V was applied to determine the uncharged flat band voltage. (a) 
SOG and SOG with Pt 0.2 wt% and 1 wt% (b) SOG and SOG with Pd 0.2 wt% (c) SOG and SOG with Ni 
0.2 wt% 
5.2.5 Capacitance-time Measurement (C-t) 
C-t measurements were also performed on fully charged MIS capacitors to study 
the retention times of the charges stored in the various SOG films. The C-t graph in 
Figure 5.7(a) shows hole retention of ~ 89 % retention after 1000 s of discharging for a 
pure SOG film. This is improved retention since it is theoretically expected for 20 % 
charge loss to occur through direct tunnelling or trap-assisted tunnelling after 264 s of 
discharging for a 4.5 nm thick tunnelling oxide.
120
 Although SOG films may contain 
bulk traps and interface traps could be present at the Si-SiO2 interface, the improved 
retention of holes in these trap states indicates that the trap states were likely to be well-
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insulated from each other, minimizing hole charge leakage by trap-to-trap hole hopping 
and direct tunnelling through the 3 nm thick tunnelling oxide.  
The presence of the metallic species, Pt, Pd and Ni further improved the charge 
retention of holes to ~91-93 % after 1000 s of discharging. Holes could either be stored 
in the deep trap levels within the nanocrystals or in localized traps at the nanocrystal-
dielectric interface. SOG films containing Pt showed the best retention property 
demonstrating electron retention of ~96 % and hole retention of ~93 % after 1000 s of 
discharging. This could be explained by the storage of electrons and holes in the deep 
potential well of the Pt nanocrystals due to Fermi-level pinning as shown in the energy 
band diagram in Figure 5.8. Pt has a vacuum work function of 5.65 eV. According to the 
work done by Hou et al.
33
 and Gu et al.
90
, due to Fermi-level pinning with SiO2, the 
effective work function of Pt would be reduced to 5.41 eV. This effective work function 
of 5.41 eV would explain the ability of Pt to store electrons due to the existence of the 
deep potential well, deff. It has also been reported that charges trapped in deep potential 
wells have long retention times.
36
 This is evident in the good retention time for electrons 
exhibited in this work. However, the Pt nanocrystals in this work have demonstrated the 
ability to store both electrons and holes and have exhibited excellent retention for both 
charge carriers. This implies that a deep potential well has been established for both 
electrons and holes to allow them to be stored in the nanocrystals and exhibit good 
charge retention. According to the simulation work done by Cheng et al.
102
, long 
retention times of electrons and holes stored in metal nanocrystals could be attributed to 
two reasons. Firstly, the potential barrier difference between the metal nanocrystals and 
the tunnelling oxide layer is larger than that of the Si substrate. Therefore, the tunnelling 
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probability for both electrons and holes stored in nanocrystals to tunnel through the 
oxide layer by direct tunnelling or F-N tunnelling is very small. Secondly, in order for 
electrons or holes to tunnel into the Si substrate, there must be available states in the Si 
substrate to accept the discharged electrons or holes. Otherwise, electrons or holes have 
to be thermally excited into corresponding available states above the Si conduction or 
valence band edge respectively and then tunnel back to the Si substrate as shown in 
Figure 5.9. This thermal excitation would further reduce the tunnelling current density. 
It is therefore likely that the effective work function of Pt could have been reduced to 
that of mid-gap metals when it exists as nanocrystals embedded in a SOG dielectric film 
as shown in the proposed energy band diagram in Figure 5.8. The proposed effective 
work function of Pt shown in Figure 5.8 would satisfy the criteria for good charge 
retention since charges stored in the mid-gap position of Fermi-level of Pt would tunnel 
directly into the forbidden band gap of the Si substrate, which does not contain any 
states to receive the charges. They have to be thermally excited before tunnelling can 
take place.  
Retention of more than 75 % of holes after 10
4 
s of discharging as shown in 
Figure 5.7(b) is comparable to high-κ oxide memory devices with similar tunnelling 
oxide equivalent oxide thickness (EOT) reported in literature as shown in Table 5.2, 
which exhibit between 20-33 % charge losses over the same discharging time.
45,121,37,122
 
The good charge retention observed in these SOG films containing nanocrystals have 
shown that they were able to minimize charge loss by direct tunnelling despite the use of 
a thin (3 nm thick) tunnelling oxide and would be less susceptible to the impact of SILC 
 101 
since lateral charge conduction would be deterred with the use of well-isolated and 
discrete high work function metal nanocrystals as CSCs. 


































 SOG (hole discharge)
 SOG with Ni (hole discharge)
 SOG with Pd (hole discharge)
 SOG with Pt (hole discharge)
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SOG (hole discharge)
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           (b) 
Figure 5.7. C-t graphs for the (a) discharging of holes trapped in SOG with and without metal 
nanocrystals and the discharging of electrons trapped in SOG with Pt up to 1000 s (b) discharging of hole 
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Table 5.2. Performance table of selected metal nanocrystal memory devices reported in literature 
compared to this work 
 
 
Figure 5.8. Schematic energy band diagram of the Pt nanocrystal MIS capacitor with the proposed 
effective work function of Pt due to Fermi-level pinning   
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(a)        (b) 
Figure 5.9. Band diagram of the MOS structure with an ideal metal gate and a gate dielectric containing 
metal nanocrystals (a) electron retention: electrons have to be thermally excited into states above the 
silicon conduction band edge first, and then tunnel back to the substrate, (b) holes retention: holes have to 





This work has successfully demonstrated the synthesis of metal nanocrystals in 
SOG films by mixing the metal precursors with the SOG sol prior to spin-coating and 







) of well-isolated and uniformly distributed sub-10 nm-sized 
nanocrystals, suitable for Flash memory applications, were formed in these 200 nm thick 
films. XPS results show that reduction of the metal precursors into their elemental 
species was achieved by thermal treatment at 425 °C. C-V measurements performed on 
the MIS capacitors exhibited counter-clockwise hysteresis windows indicating net hole 
charge storage in the films. Cured SOG films containing metal precursors exhibited an 
enhancement of the counter-clockwise hysteresis window to more than 1 V, suggesting 
that the presence of the nanocrystals observed in the planar FETEM images do have 
charge trapping capabilities. Both electron and hole trapping capabilities were exhibited 
in films containing the metal nanocrystals. Charges were injected by the substrate 
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injection mechanism and were trapped in the nanocrystals or in nanocrystal-related 
traps. Electron trapping was less significant in films containing Ni as compared to Pt 
and Pd suggesting that the effect of Fermi-level pinning was more prominent for Ni 
nanocrystal-SOG films. Increasing the Pt content in the SOG film from 0.2 wt% to 1 
wt% increased the hysteresis window from 1.38 V to 1.57 V. Reducing the thickness of 
the SOG film by etching increased the hysteresis window of the SOG film containing Pd 
to 2.32 V. Such a large memory window achieved at a low operating voltage of ±5 V for 
low-cost operation is significant for Flash memory devices, which typically operate at 
much higher voltages. The devices containing the metal nanocrystals also demonstrated 






 s of discharging 
respectively even with the use of a 3 nm thick tunnelling oxide, which would typically 
result in devices with poor retention due to leakage by lateral charge conduction and 
direct tunnelling. This work has demonstrated the applicability of the low-cost, sol-gel 
preparation of nanocrystals-embedded dielectric films in contrast to conventional 
methods that involve multiple, costly processing steps. The resultant devices possess 
large memory windows at low voltage operation and good charge retention on a scaled 
tunnelling oxide. However, due to the random nature of the synthesis and distribution of 
the nanocrystals in the SOG dielectric, multi-bit operation could not be realized. A 
method to synthesize monodispersed nanocrystals that are uniformly distributed on Si 
substrates with precise control over the number of nanocrystals deposited should be 
explored so that multi-bit operation could be demonstrated. 
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Chapter 6: Templated Synthesis of Metal Nanocrystals for 
Multi-bit Memory Application 
 
In this chapter, monodispersed high work function metal nanocrystals (Pt and 
Au) of uniform shape, size and distribution were prepared on Si substrates with the use 
of an amphiphilic diblock copolymer, poly(styrene-block-2-vinylpyridine) (PS-b-PVP) 
as templates. The use of templates in the synthesis of nanocrystals would ensure that 
monodispersed nanocrystals are uniformly distributed on Si substrates as well as allow 
accurate control over the number of nanocrystals deposited so that multi-bit operation 
could be demonstrated. XPS, FESEM and AFM characterization were performed to 
characterize the chemical and physical properties of the nanocrystals synthesized. SOG 
was then spin-coated on to the substrates so that electrical characterization by C-V and 
C-t measurements could be performed to study the charge trapping capabilities of the 
various high work function metal nanocrystals, charge retention capabilities and the 
nanocrystal-dielectric interactions. This work therefore seeks to demonstrate the 
synthesis of monodispersed high work function metal nanocrystals with the use of a 
block co-polymer template for multi-bit device operation at low voltages and good 
charge retention on a scaled 3 nm tunnelling oxide.   
6.1 Experimental Section 
6.1.1 Materials 
Silicon (Si) wafers (from Globalfoundries Singapore Pte. Ltd.) used in this work 
were 0.6 mm thick, boron p-doped and of the (100) orientation with a 3 nm thick 
thermally grown oxide. The metal precursors, chloroplatinic acid (H2PtCl6, ~ 40 % Pt) 
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and chloroauric acid (HAuCl4, 99 %) (all from Aldrich, USA) were used as received. 
Poly(styrene-block-2-vinylpyridine) (PS-b-PVP) (from Polymer Source, Inc., Canada) 
with a molecular weight of 57 kDa - 57 kDa and PDI 1.08 was used as received. AR 
grade methanol and acetone (all from Merck, Germany) were directly used to clean the 
Si substrates. AR grade m-xylene (from Merck, Germany) was directly used as a solvent 
for PS-b-PVP. HPLC grade ethanol (from Tedia Company Inc., USA) was directly used 
as a reducing agent for nanocrystal synthesis. Accuglass T-14 (214) methyl siloxane 
SOG (from Honeywell International Inc., USA) was stored at 4 °C and thawed at room 
temperature for a day before use. HPLC grade methanol (from Tedia Company Inc., 
USA) was directly used as to dilute SOG. Nitrogen gas (from SOXAL, France) was 
used to blow dry the substrates. 
6.1.2 Cleaning of Si substrates 
Si wafers were cut and cleaned as described in Section 4.1.2.   
6.1.3 Synthesis of Metal nanocrystals on Si substrates 
The block co-polymer, PS-b-PVP, was dissolved in m-xylene at a concentration 
of 0.5 wt%. The polymer was uniformly dispensed on to the cleaned Si substrate. Spin-
coating was performed using a spin-coater (CEE model 100CB spinner, Brewer Science 
Inc., MO, USA) at a spinning speed of 5000 rpm for 30 s. Acceleration to the desired 
speed from rest and deceleration from the desired speed to rest were set to be achieved 
in 5 s. The HAuCl4 and H2PtCl6 solutions were prepared by dissolving the metal 
precursors in deionized water at a concentration of 5 mg/mL. The films were immersed 
in HAuCl4 or H2PtCl6 solutions for 30 minutes or 24 hours respectively for metal 
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precursor incubation. The metal precursor incubated films were etched under oxygen 
plasma in a reactive ion etcher (Oxford plasmlab100, Oxford Instruments, UK) at 65 
mTorr, 45 W, 20 sccm O2 for 5 minutes for polymer removal. The substrates were 
subsequently immersed in an ethanol solution for 1 hour and 30 minutes to remove 
residual chloride ions (Cl
-
) that might be present. The substrates were finally exposed to 
UV/Ozone (UV-1, SAMCO Inc., Kyoto, Japan) for a duration of 5 minutes to remove 
any residual polymer from the surface.   
6.1.4 Preparation of MIS Capacitor 
The SOG sol was diluted with methanol to produce an 8/2 (v/v) mixture of 
methanol and SOG. The diluted SOG sol was uniformly dispensed on to the Si 
substrates with and without nanocrystals. Spin-coating was performed using a spin-
coater as described in Section 4.1.6. The thickness of the cured SOG film deposited on 
the Si substrates was about 30 nm. Gold electrodes were deposited on the surface of the 
SOG films and on the backside of Si wafers as described in Section 4.1.6. 
6.2 Results and Discussion 
6.2.1 X-ray Photoelectron Spectroscopy (XPS) 
 XPS was performed on the Si substrates with Pt and Au described in Section 
6.1.3. The N 1s and chlorine (Cl) 2p scans did not detect any N and Cl
- 
present on the 
surfaces of the Si substrates with Pt and Au. This indicates that the polymer template 
and Cl
-
 from the metal precursors have been effectively removed. The Pt 4f scan 
performed on Si substrates with Pt was dominated by the Pt
4+
 4f doublet peaks at 74.4 
eV and 77.7 eV
123
 and Pt(OH)2 4f doublet peaks at 72.4 eV and 75.7 eV
124




 This shows that the process employed in Section 6.1.3 failed to 
completely reduce the Pt precursor into elemental Pt
0
. The exposure to oxygen plasma 
may have also led to the oxidation of Pt, which has been reported in literature.
38
 The Au 
4f scan performed on Si substrates with Au showed Au
0
 4f doublet peaks at 83.8 eV and 
87.5 eV as shown in Figure 6.2. These values correspond well to literature values for the 




 The process employed in Section 6.1.3 has completely 
reduced the Au precursor into zero-valence Au
0 
atoms. The use of ethanol as a reducing 
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Pt4+ 4f5/2: 77.7 eV 
Pt4+ 4f7/2: 74.4 eV 















Pt(OH)2 4f7/2: 72.4 eV 
 
Figure 6.1. XPS Pt 4f scans for Si substrates with Pt 
 109 































Au0 4f7/2: 83.8 eV
 
Figure 6.2. XPS Au 4f scans for Si substrates with Au 
6.2.2 Atomic Force Microscopy (AFM) 
AFM was performed on the Si substrates spin-coated with a film of 0.5 wt% PS-
b-PVP.  Distinct, periodic, hexagonally-ordered, spherical features were clearly 
observed as shown in Figure 6.3. These spherical features represent the PS-b-PVP 
micelles array that was spin-coated on to the Si substrates. The average height and the 




respectively.   
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Figure 6.3. AFM image (1 µm scan) of the PS-b-PVP film spin-coated on a Si substrate 
 
AFM was also performed on the Si substrates with Pt and Au after subjecting 
PS-b-PVP films to metal precursor incubation and etching as described in Section 6.1.3. 
Distinct clusters of nanocrystals could be clearly observed on both surfaces as shown in 
Figure 6.4. The average height of the nanocrystals present on the Si substrates was 





. Clusters of nanocrystals were observed reflecting the irregular shape of 
the PVP core in the PS-b-PVP micelle. The hexagonally-ordered array observed in the 
PS-b-PVP film in Figure 6.3 has been clearly translated into nanocrystals with the same 




              (a) 
 
(b) 
Figure 6.4. AFM images of Si substrate with (a) Pt (b) Au 
6.2.3 Field Emission Scanning Electron Microscopy (FESEM) 
FESEM was also performed on the Si substrates with Pt or Au after subjecting 
PS-b-PVP films to metal precursor incubation and etching as described in Section 6.1.3. 
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Distinct clusters of nanocrystals could be clearly observed on both surfaces as shown in 
Figure 6.5. The average size of the nanocrystals present on the Si substrates was 
22.6±3.8 nm for Au and 21.6±3.4 nm for Pt. Such nanocrystal dimensions are of similar 
orders of magnitude to the nanocrystals prepared by the spin-coating method in Chapter 4, 
which were large enough for charge storage to take place. Given the heights and the 
diameters of the nanocrystals, the shape of the nanocrystals is likely to be hemispherical. 




. The periodic array achieved 
was highly reproducible in preparing monodispersed nanocrystals of well-defined 






Figure 6.5. FESEM images of Si substrates with (a) Pt and (b) Au nanocrystals  
6.2.4 Capacitance-Voltage Measurement (C-V) 
High frequency (100 kHz) C-V measurements were performed on MIS capacitors 
prepared using the SOG films with and without the Au and Pt nanocrystals to study their 
electrical properties. The C-V graphs shows a counter-clockwise hysteresis, a shift in the VFB to 
negative voltages, for all the samples when a bi-directional gate voltage sweep in the range ±8 V 
was applied. This indicates net storage of holes in the charge traps via the substrate injection 
mechanism.
30
 The hysteresis window for SOG, SOG with Pt and SOG with Au was 1.63 V, 2.74 
V and 2.95 V respectively. The presence of the Pt and Au nanocrystals has enhanced the 
counter-clockwise hysteresis, indicating increased net holes storage in these films. Calculations 
(Neff = Cdielectric∆VFB/qA) show that the 1.11 V and 1.32 V enhancements of the hysteresis 
window for Pt and Au respectively indicate that the number density of stored charges due to the 




, with each nanocrystal storing ~110 
charges. The Coulomb charging energy of the nanocrystals with an average diameter of ~ 20 nm 
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would be significantly lower than the thermal energy. Nanocrystals of diameter ~6 nm have 
been reported to store ~8 charges.
36
 Hence, the Coulomb Blockade effect has no significant 
effect on the device at room temperature, ruling out single charge carrier injection per 
nanocrystal.  
Figure 6.6 and Table 6.1 summarizes the VFB of the SOG samples with and 
without nanocrystals obtained from the C-V graphs when a small gate voltage sweep 
from 1 V to -1 V was applied to the SOG films with and without nanocrystals to 
determine the VFB of the uncharged MIS capacitors.
117
 For the pure SOG film, the VFB 
was 0.03 V. This value corresponds well to the theoretical VFB for the ideal Au metal 
gate-SiO2-Si substrate MIS capacitor. The uncharged VFB for the SOG films with Au 
and Pt nanocrystals was slightly shifted to positive values of 0.15 V and 0.08 V 
respectively. This shift indicates that negative trapped charges
125
 were created during the 
synthesis and this could be attributed to the exposure of the substrate surface to oxygen 
plasma. The measurements in this work were performed on three different electrodes 
across each sample and consistent results were obtained showing a uniform distribution 
of CSCs across the films.  
Figure 6.6 and Table 6.1 summarizes the VFB of the SOG samples with and 
without nanocrystals obtained from the C-V graphs when a positive voltage sweep (+8 
V to -8 V) for electron injection via the substrate injection mechanism into the charge 
storage layer was applied to the top electrode of the MIS capacitors. Electron trapping 
via the substrate injection mechanism has taken place in SOG films containing Pt and 
Au nanocrystals when the positive voltage sweep was applied. This is indicated by the 
positive shift in the VFB from the uncharged values of 0.08 V and 0.15 V to the positive 
voltages of 0.66 V and 0.82 V respectively. This positive shift was absent in the pure 
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SOG film indicating that the presence of Pt and Au nanocrystals have caused the films 
to store electrons. This is consistent with published works, which reported that high 
work function metals are electron trapping as electrons are trapped in the deep potential 
well formed due to the large nanocrystal-Si conduction band offset.
33
 
Figure 6.6 and Table 6.1 summarizes the VFB of the SOG samples with and 
without nanocrystals obtained from the C-V graphs when a negative voltage sweeps (-4 
V to +4 V) for hole injection via the substrate injection mechanism into the charge 
storage layer was applied to the top electrode of the MIS capacitors. When a -4 V to 4 V 
sweep was applied to the MIS capacitors, the pure SOG film did not show a shift in the 
VFB from the uncharged state, indicating that charge storage did not take place. The 
same -4 V to 4 V sweep applied to the MIS capacitors containing the SOG films with Pt 
and Au showed a significant negative shift in the VFB from the uncharged values of 0.08 
V and 0.15 V to -0.63 V and -0.58 V respectively, indicating that hole storage via the 
substrate injection mechanism has taken place. There could be two possible ways to 
explain this phenomenon. Firstly, for the pure SOG film, holes injected into the film at -
4 V were not stored but experienced back-tunnelling into the substrate due to the 
absence of deep charge traps for effective hole confinement. The ability of the SOG 
films containing the nanocrystals to exhibit charge storage at a low voltage of -4 V 
could indicate that holes injected into film were stored in the deep trap states leading to 
better charge confinement and reduced back-tunnelling. The source of the hole traps 
could either be the trap levels within the nanocrystals or localized traps at the 
nanocrystal-dielectric interface as literature may suggest.
116
 Due to Fermi-level pinning, 
high work function metals such as Pt and Au may behave like mid-gap metals rather 
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than high work function metals due to their interaction with the surrounding dielectric 
and so exhibit symmetric electron and hole charge storage capacity.
33
 This would 
explain why both electron and hole trapping via the substrate injection mechanism were 
observed for SOG films containing Pt and Au. Secondly, the accumulation of holes at 
the substrate-oxide interface could be stronger for SOG films containing the 
nanocrystals than for the pure SOG film, increasing the amount of holes with sufficient 
energy to be injected by the substrate injection mechanism. SOG films containing the 
nanocrystals have a larger positive uncharged VFB than the uncharged VFB for the pure 
SOG film. This indicates that inherently, negative trapped charges exist in the SOG 
films containing the nanocrystals. When -4 V was applied, the negative trapped charges 
present in the SOG film containing the nanocrystals reinforced the negative bias applied 
causing more holes to accumulate at substrate-oxide interface thus increasing the 
amount of holes with sufficient energy to be injected by the substrate injection 
mechanism.    
Figure 6.6 and Table 6.1 summarizes the VFB of the SOG samples with and 
without nanocrystals obtained from the C-V graphs when various negative voltage 
sweeps (-6 V to +6 V, -8 V to +8 V) for hole injection via the substrate injection 
mechanism into the charge storage layer were applied to the top electrode of the MIS 
capacitors. When higher negative voltage sweeps were applied to the MIS capacitors, 
more holes accumulate at the substrate-oxide interface due to stronger electric fields, 
increasing the amount of holes with sufficient energy to be injected by the substrate 
injection mechanism. The VFB was shifted to more negative values, enlarging the 
memory window, indicating increased hole storage. With every 2 V increment in the 
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voltage applied, the SOG films demonstrated a significant shift in the VFB. This 
enlargement of the memory window suggests that multi-bit storage might be possible.  
For successful multi-bit operations, the voltage gap between the VFB for each 
state should be at least 0.5 V.
96
 Clearly shown in Figure 6.6 are the VFB of the different 
states for the different SOG films. A pure SOG film has only 3 states, namely the 
uncharged state at 0.03 V and 2 other states introduced when -6 V and -8 V were 
applied. SOG films containing Pt and Au exhibited 5 distinct states, namely the state at 
+8 V due to electron charging, the uncharged state and 3 other states introduced when -4 
V, -6 V and -8 V were applied. The states were distinct and well-separated from each 
other by at least 0.5 V. A concern with multi-bit operation is the danger of over-
programming.
17
 MLC requires specific control on how much programming has 
occurred. For a SLC, it is sufficient to have enough programming to change the cell 
from a logical ‘1’ into a logical ‘0’. Over-programming the cell to a much higher Vth 
would not affect the state of the cell. The MLC, on the hand, would fail to perform 
should programming to the desired intermediate overshoots into the next level since this 
would lead to erroneous data.
17
 Therefore, a method to precisely control how much 
charge is injected into the charge storage layer is required. Sufficient amount of charges 
should be injected to achieve the desired VFB, which would translate to a specific Vth 
and hence state level without overshooting. The MIS capacitors in this work have 
demonstrated the ability to control the state of the device by the voltage applied. The 5 
states of the SOG films containing nanocrystals were precisely obtained when the 
appropriate voltages were applied to the top electrode. A specific applied voltage gave 
rise to a precise VFB that would translate into a specific Vth and hence a specific state 
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level. With 5 states, 2-bit/cell memory operation could therefore be achieved by varying 
the programming voltage. In a 2-bit cell, the cell has 4 distinct states, namely “fully 
programmed” or “00”, “partially programmed” or “01”, “partially erased” or “10” and 
“fully erased” or “11”, with 4 different threshold voltages21 achievable by applying 4 
different gate voltages. Nanocrystal memory devices with 2 or 3-bit/cell operation have 
been reported in literature relying on high programming voltages of 14 V to 20 V
96
 and 
19 V to 21 V.
126
 The low operating voltage of 8 V employed in this work to achieve 2-
bit/cell operation is therefore significant for fabricating memory devices with multi-bit 






Figure 6.6. (a)Flat band voltages for SOG film without nanocrystals, SOG film with Pt and SOG film 
with Au (b) C-V graphs for SOG film without metal nanocrystals (c) C-V graphs for SOG film with Pt (d) 








 Flat band Voltage (V) 
Sample Uncharged -4 V Sweep -6 V Sweep -8 V sweep +8 V sweep 
SOG  0.03 0.03 -0.83 -1.60 0.03 
SOG with Pt 0.08 -0.63 -1.47 -2.08 0.66 
SOG with Au 0.15 -0.58 -1.54 -2.13 0.82 
Table 6.1. Summary of the flat band voltages for SOG, SOG with Pt and SOG with Au samples at various 
voltage sweeps 
 
6.2.5 Capacitance-time Measurement (C-t) 
C-t measurements were also performed on fully charged MIS capacitors to study 
the retention times of the charges stored in the various SOG films. The C-t graph in 
Figure 6. shows hole retention of ~ 89 % retention after 1000 s of discharging for a pure 
SOG film. This is improved retention since it is theoretically expected for 20 % charge 
loss to occur through direct tunnelling or trap-assisted tunnelling after 264 s of 
discharging for a 4.5 nm thick tunnelling oxide.
120
 The presence of Pt and Au 
nanocrystals further improved the charge retention of holes to ~96 % after 1000 s of 
discharging. Holes could either be stored in the deep trap levels within the nanocrystals 
or in localized traps at the nanocrystal-dielectric interface. This could be explained by 
the symmetric storage of electrons and holes in the deep potential well of the Pt 
nanocrystals due to Fermi-level pinning.
33
 The observed charge loss could be attributed 
to Coulomb repulsion between the confined charge carriers in each nanocrystal.
46
 The 
good charge retention observed in these SOG films containing nanocrystals have shown 
that they were able to minimize charge loss by direct tunnelling despite the use of a thin 
(3 nm thick) tunnelling oxide and would be less susceptible to the impact of SILC since 
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lateral charge conduction would be deterred with the use of well-isolated and discrete 
high work function metal nanocrystals as CSCs.  




































Figure 6.8. C-t graphs for the discharging of holes trapped in SOG with and without Pt and Au 
nanocrystals up to 1000 s 
 
6.3 Conclusion 
In this chapter, monodispersed high work function metal nanocrystals (Pt and 
Au) of uniform shape, size and distribution were prepared on Si substrates with the use 
of an amphiphilic diblock copolymer, poly(styrene-block-2-vinylpyridine) (PS-b-PVP) 
as templates. The use of templates in the synthesis of nanocrystals has ensured that 
monodispersed nanocrystals of diameters ~ 20 nm and heights ~ 6-8 nm were uniformly 
distributed on Si substrates and has also allowed accurate control over the high number 




 deposited. C-V measurements performed on the 
MIS capacitors exhibited counter-clockwise hysteresis windows indicating net hole 
charge storage in the films. Both electron and hole trapping capabilities were exhibited 
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in films containing the metal nanocrystals. A large memory window of more than 2 V 
was achieved at a low operating voltage of 8 V. Each nanocrystal was found to store ~ 
110 charges. With 5 distinct states, 2-bit memory operation could therefore be achieved 
by varying the programming voltage. The devices containing the metal nanocrystals also 
demonstrated good charge retention of ~96 % after 10
3
 s of discharging even with the 
use of a 3 nm thick tunnelling oxide, which would typically result in devices with poor 
retention due to leakage by lateral charge conduction and direct tunnelling. This work 
has demonstrated the synthesis of monodispersed high work function metal nanocrystals 
with the use of a block co-polymer template for multi-bit device operation at low 
voltages and good charge retention on a scaled 3 nm tunnelling oxide.   
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Chapter 7: Templated Synthesis of Metal Oxide Nanoparticles 
for CTF Memory Application 
 
Existing forms of memory devices that uses discrete CSCs as the charge storage 
medium are nanocrystal memories, which have been studied in Chapters 4 to 6, and 
Charge Trap Flash memory, which is the focus for this chapter. High-κ materials such as 
ZnO and TiO2 have a large density of discrete trap levels, which are useful for CTF 
memory applications. In order to further reduce the impact of SILC on charge retention, 
monodispersed and spatially isolated metal oxide nanoparticles (ZnO and TiO2) of 
uniform shape, size and distribution were prepared on Si substrates with the use of an 
amphiphilic diblock copolymer, poly(styrene-block-2-vinylpyridine) (PS-b-PVP) as 
templates. The use of templates in the synthesis of nanoparticles would ensure that 
monodispersed nanoparticles are uniformly distributed on Si substrates and would also 
allow accurate control over the number of nanoparticles deposited. XPS, FESEM and 
AFM characterization were performed to characterize the chemical and physical 
properties of the nanostructures synthesized. SOG was then spin-coated on to the 
substrates so that electrical characterization by C-V and C-t measurements could be 
performed to study the charge trapping capabilities of the various metal oxide 
nanostructures, charge retention capabilities and the metal oxide-dielectric interactions. 
This work therefore seeks to demonstrate the synthesis of monodispersed metal oxide 
nanostructures with the use of a block co-polymer template for CTF memory device 
operation at low voltages and good charge retention on a scaled 3 nm tunnelling oxide.  
 125 
7.1 Experimental Section 
7.1.1 Materials 
Silicon (Si) wafers (from Globalfoundries Singapore Pte. Ltd.) used in this work 
were 0.6 mm thick, boron p-doped and of the (100) orientation with a 3 nm thick 
thermally grown oxide. The metal oxide precursors, diethyl zinc and titanium (IV) 
tetrachloride (TiCl4) (all from SAFC Hitech, USA) were used as received. Poly(styrene-
block-2-vinylpyridine) (PS-b-PVP) (from Polymer Source, Inc., Canada) with a 
molecular weight of 57 kDa - 57 kDa and PDI 1.08 was used as received. AR grade 
methanol and acetone (all from Merck, Germany) were directly used to clean the Si 
substrates. AR grade m-xylene (from from Tedia Company Inc., USA) was directly used 
as a solvent for PS-b-PVP. Accuglass T-14 (214) methyl siloxane SOG (from 
Honeywell International Inc., USA) was stored at 4 °C and thawed at room temperature 
for a day before use. HPLC grade methanol (from Tedia Company Inc., USA) was 
directly used to dilute the SOG sol. Nitrogen gas (from SOXAL, France) was used to 
blow dry the substrates. 
7.1.2 Cleaning of Si substrates 
Si wafers were cut and cleaned as described in Section 4.1.2.   
7.1.3 Synthesis of Metal Nanoparticles on Si substrates 
The block co-polymer, PS-b-PVP, was dissolved in m-xylene at a concentration 
of 0.5 wt%. The polymer was uniformly dispensed on to the cleaned Si substrate. Spin-
coating was performed using a spin-coater (CEE model 100CB spinner, Brewer Science 
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Inc., MO, USA) at a spinning speed of 5000 rpm for 30 s. Acceleration to the desired 
speed from rest and deceleration from the desired speed to rest were set to be achieved 
in 5 s. The ALD of ZnO and TiO2 was performed using an ALD system (TFS200, 
Beneq, Vantaa, Finland) at 70 
°
C. Diethyl zinc and de-ionized water were used as 
precursors for ZnO deposition while TiCl4 and de-ionized water were used as precursors 
for TiO2 deposition. The precursors were introduced into a viscous flow ALD chamber 
in pulses. N2 gas was used both as a carrier gas and a purge gas. For the ALD of ZnO, 
the diethyl zinc pulse was introduced into the chamber for 500 ms, followed by N2 gas 
purge for 500 ms, water purge for 500 ms and finally N2 gas purge for 500 ms. For the 
ALD of TiO2, the TiCl4 pulse was introduced into the chamber for 200 ms, followed by 
N2 gas purge for 1 s, water purge for 200 ms and finally N2 gas purge for 1 s. The feed 
pressure was at 3 mbar and the reactor pressure was at 2.3 mbar. The metal oxide 
incubated films were etched under oxygen plasma in a reactive ion etcher (Oxford 
plasmlab100, Oxford Instruments, UK) at 65 mTorr, 45 W, 20 sccm O2 for 5 minutes 
for polymer removal. The substrates were finally exposed to UV/Ozone (UV-1, 
SAMCO Inc., Kyoto, Japan) for a duration of 5 minutes to remove any residual polymer 
from the surface.   
7.1.4 Preparation of MIS Capacitor 
The SOG sol was diluted with methanol to produce a 6/4 (v/v) mixture of 
methanol and SOG. The diluted SOG sol was uniformly dispensed on to the Si 
substrates with and without nanoparticles. Spin-coating was performed using a spin-
coater as described in Section 4.1.6. The thickness of the cured SOG film deposited on 
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the Si substrates was about 30 nm. Gold electrodes were deposited on the surface of the 
SOG films and on the backside of Si wafers as described in Section 4.1.6. 
7.2 Results and Discussion 
7.2.1 X-ray Photoelectron Spectroscopy (XPS) 
 XPS was performed on the Si substrates with ZnO and TiO2 described in Section 
7.1.3. The N 1s scan did not detect any N present on the surfaces of the Si substrates 
with ZnO and TiO2. This indicates that the polymer template has been effectively 
removed. XPS zinc (Zn) 2p scan and the oxygen (O) 1s scan for the synthesized ZnO 
nanostructures are shown in Figure 7.1. Distinct Zn
2+
 2p3/2 and 2p1/2 peaks at 1021.7 eV 




 The O 1s scan is made 
up of 3 sub-peaks. The peak at 529.8 eV corresponds to the O-H surface adsorbed 
group, 531.0 eV corresponds to the O
2-
 in the oxygen vacancies in the ZnO 
nanostructures and 532.0 eV corresponds to the Zn-O in ZnO.
127
 This strong presence of 
oxygen vacancies in the ZnO nanostructures may serve as trap states for charge storage.  
XPS titanium (Ti) 2p scan and the O 1s scan for the synthesized TiO2 
nanostructures are shown in Figure 7.2. Distinct Ti
4+
 2p3/2 and 2p1/2 peaks at 458.7 eV 




 The absence of peaks in 







 The O 1s scan is made up of 2 sub-peaks. The peak at 530.0 eV 
corresponds to Ti-O in TiO2 and the peak at 532.0 eV corresponds to the chemically 
adsorbed water on the surface of TiO2.
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Figure 7.1.  XPS graphs of the (a) Zn 2p scan (b) O 1s scan for the Si substrate containing ALD ZnO 
nanostructures 





























Zn 2p3/2: 1021.7 eV
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Ti4+ 2p3/2: 458.7 eV
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Figure 7.2. XPS graphs of the (a) Ti 2p scan (b) O 1s scan for the Si substrate containing ALD TiO2 
nanostructures 
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7.2.2 Atomic Force Microscopy (AFM) 
AFM was also performed on the Si substrates with ZnO and TiO2 after 
subjecting PS-b-PVP films to the ALD of ZnO and TiO2 followed by etching as 
described in Section 7.1.3. Distinct nanoparticles could be clearly observed on both 
surfaces as shown in Figure 7.3. The average height of the nanoparticles present on the 
Si substrates was 12.9 ±1.1 nm for ZnO and 18.6±2.4 nm for TiO2. The number density 




. The hexagonally-ordered array observed in the 
PS-b-PVP film has been clearly translated into nanoparticles with the same periodicity 
and number density.  
 





Figure 7.3. AFM images (1 µm scan) of Si substrate with (a) ZnO (b) TiO2 
 
7.2.3 Field Emission Scanning Electron Microscopy (FESEM) 
FESEM was also performed on the Si substrates with ZnO and TiO2 after 
subjecting PS-b-PVP films to the ALD of ZnO and TiO2 followed by etching as 
described in Section 7.1.3. Distinct nanoparticles could be clearly observed on both 
surfaces as shown in Figure 7.4. The average size of the nanocrystals present on the Si 
substrates was 36.5±4.2 nm for ZnO and 36.7±2.5 nm for TiO2. Given the heights and 
the diameters of the nanocrystals, the shape of the nanocrystals is likely to be 




. The periodic 
array achieved was highly reproducible in preparing monodispersed nanoparticles of 






Figure 7.4. FESEM images of Si substrates with (a) ZnO and (b) TiO2 nanoparticles  
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7.2.4 Capacitance-Voltage Measurement (C-V) 
High frequency (100 kHz) C-V measurements were performed on MIS 
capacitors prepared using the SOG films with and without the ZnO and TiO2 
nanoparticles to study their electrical properties. The C-V graphs shows a counter-
clockwise hysteresis, a shift in the VFB to negative voltages, for all the samples when a 
bi-directional gate voltage sweep in the range ±8 V was applied. This indicates net 
storage of holes in the charge traps via the substrate injection mechanism.
30
   
Figure 7.5 and Table 7. 1 summarizes the VFB of the SOG samples with and 
without nanoparticles obtained from the C-V graphs when a small gate voltage sweep 
from 1 V to -1 V was applied to the SOG films to determine the VFB of the uncharged 
MIS capacitors.
117
 For the pure SOG film, the VFB was 0.03 V. This value corresponds 
well to the theoretical VFB for the ideal Au metal gate-SiO2-Si substrate MIS capacitor. 
The uncharged VFB for the SOG films with ZnO and TiO2 nanoparticles was slightly 
shifted to positive values of 0.09 V and 0.22 V respectively. This shift indicates that 
negative trapped charges
125
 were created during the synthesis and this could be 
attributed to the exposure of the substrate surface to oxygen plasma. The measurements 
in this work were performed on three different electrodes across each sample and 
consistent results were obtained showing a uniform distribution of CSCs across the 
films.  
Figure 7.5 and Table 7. 1 summarizes the VFB of the SOG samples with and 
without nanocrystals obtained from the C-V graphs when a positive voltage sweep (+8 
V to -8 V) for electron injection via the substrate injection mechanism into the charge 
storage layer was applied to the top electrode of the MIS capacitors. Electron trapping 
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via the substrate injection mechanism has taken place in SOG films containing ZnO and 
TiO2 nanoparticles as indicated by the positive shift in the VFB from the uncharged 
values of 0.09 V and 0.22 V to the positive voltages of 0.75 V and 0.80 V respectively 
when the positive voltage sweep was applied. This positive shift was absent in the pure 
SOG film indicating that the presence of ZnO and TiO2 nanoparticles have caused the 
film to store electrons. The nanoparticles produced in this work were likely to possess 
acceptor-like defects, which are neutral when empty and become negatively charged 
when filled.
77
 Sources of acceptor-like defects in ZnO could be Zn vacancies, which 
were reported in literature to be situated between 0.8 – 2.8 eV from the ZnO valence 
band.
77
 Calculations (Neff = Cdielectric∆VFB/qA) show that the ~0.6 V positive shift in the 
VFB for ZnO and TiO2 nanoparticles indicate that the number density of stored charges 




, with each 
nanoparticle storing ~ 40 electrons. The Coulomb charging energy of the nanoparticles 
with an average diameter of ~ 35 nm would be significantly lower than the thermal 
energy. Hence, the Coulomb Blockade effect has no significant effect on the device at 
room temperature, ruling out single charge carrier injection per nanoparticle.  
Figure 7.5 and Table 7. 1 summarizes the VFB of the SOG samples with and 
without nanoparticles obtained from the C-V graphs when various negative voltage 
sweeps (-4 V to +4 V, -6 V to +6 V, -8 V to +8 V) for hole injection via the substrate 
injection mechanism into the charge storage layer were applied to the top electrode of 
the MIS capacitors. When higher negative voltage sweeps were applied to the MIS 
capacitors, the VFB was shifted to more negative values, enlarging the memory window, 
indicating increased hole storage. The similar negative VFB of the SOG samples with 
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and without nanoparticles suggests that the presence of the ZnO and TiO2 nanoparticles 
did not increase the films’ capacity to store more holes. This suggests that the 
nanoparticles produced in this work may not possess donor-like defects such as Zn 
interstitials and oxygen vacancies, which were reported in literature to be situated 
between 0.05 – 2.0 eV from the ZnO conduction band.77 
When a -4 V to 4 V sweep was applied to the MIS capacitors, the pure SOG film 
did not show a shift in the VFB from the uncharged state, indicating that charge storage 
did not take place. The same -4 V to 4 V sweep applied to the MIS capacitors containing 
the SOG films with ZnO and TiO2 showed a significant negative shift in the VFB to -0.77 
V and -0.72 V respectively, indicating that hole storage via the substrate injection 
mechanism has taken place. The accumulation of holes at the substrate-oxide interface 
could be stronger for SOG films containing the nanoparticles than for the pure SOG 
film, increasing the amount of holes with sufficient energy to be injected by the 
substrate injection mechanism. SOG films containing the nanoparticles have a larger 
positive uncharged VFB than the uncharged VFB for the pure SOG film. This indicates 
that negative trapped charges exist in the SOG films containing the nanoparticles. When 
-4 V was applied, the negative trapped charges present in the SOG film containing the 
nanoparticles reinforced the negative bias applied causing more holes to accumulate at 
the substrate-oxide interface thus increasing the amount of holes with sufficient energy 
to be injected by the substrate injection mechanism.    
In summary, the ZnO and TiO2 nanoparticles prepared in this work have 
demonstrated the ability to store electrons in discrete and deep acceptor-like trap states 
in the bandgap. They would therefore be useful for CTF memory applications as the 
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presence of deep energy levels, Et of more than 1.5 eV
61
 from the conduction band as 
shown in Figure 7.6 allows charge carriers to be stored in deep energy levels ensuring 
good charge retention even at high temperatures. These discrete deep energy traps 
minimizes charge leakage of the stored charges by thermally de-trapping into the 
conduction band. The impact of SILC would also be reduced since lateral charge 
conduction would be deterred with the use of spatially-isolated nanoparticles with 
discrete trap levels that would also minimize charge leakage via trap-to-trap charge 
hopping.  
With every 2 V increment in the voltage applied, the SOG films demonstrated a 
significant shift in the VFB. This enlargement of the memory window suggests that 
multi-bit storage might be possible. The 4 states observed in the SOG films containing 
ZnO and TiO2 nanoparticles were distinct and well-separated from each other by at least 
0.5 V. This suggests the feasibility of multi-bit/cell operation and should be explored at 
positive voltages.  
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          (d) 
Figure 7.5. (a)Flat band voltages for SOG, SOG with ZnO and SOG with TiO2 samples (b) C-V graphs 
for SOG film without nanoparticles (c) C-V graphs for SOG film with ZnO (d) C-V graphs for SOG film 
with TiO2 at 1 V, ±4 V, ±6 V and ±8 V sweeps 
 
 Flat band Voltage (V) 
Sample Uncharged -4 V Sweep -6 V Sweep -8 V sweep +8 V sweep 
SOG  0.03 0.03 -0.67 -1.81 0.03 
SOG with ZnO 0.09 -0.77 -1.72 -1.72 0.75 
SOG with TiO2 0.22 -0.72 -1.63 -1.63 0.80 
Table 7. 1. Summary of the flat band voltages for SOG, SOG with ZnO and SOG with TiO2 samples at 
various voltage sweeps 
 139 
 
Figure 7.6. Proposed energy band diagram of the ZnO nanoparticle MIS capacitor 
 
7.2.5 Capacitance-time Measurement (C-t) 
C-t measurements were also performed on fully charged MIS capacitors to study 
the retention times of the holes stored in the various SOG films. Hole retention of ~ 89 
% retention after 1000 s of discharging for all SOG films with and without ZnO and 
TiO2 nanoparticles was observed. The similar discharging profile of the films affirms 
that the holes trapped in the SOG films containing ZnO and TiO2 nanoparticles were due 




In this chapter, monodispersed metal oxide nanoparticles (ZnO and TiO2) of 
uniform shape, size and distribution were prepared on Si substrates with the use of an 
amphiphilic diblock copolymer PS-b-PVP as templates. The use of templates has 
ensured that monodispersed nanocrystals of diameters ~ 36 nm and heights ~ 12-19 nm 
were uniformly distributed on Si substrates and has also allowed accurate control over 




 deposited. C-V measurements 
performed on the MIS capacitors exhibited counter-clockwise hysteresis windows 
indicating net hole charge storage in the films. Films containing the ZnO and TiO2 
nanoparticles demonstrated the ability to store electrons, suggesting the presence of 
acceptor-like defects with discrete deep trap levels in the nanoparticles. The 
nanoparticles produced in this work would be useful as CSCs in CTF memory 
applications. The impact of SILC would be reduced since lateral charge conduction 
would be deterred with the use of spatially-isolated nanoparticles with discrete trap 
levels that would also minimize charge leakage via trap-to-trap charge hopping. 
  
 141 
Chapter 8: Conclusion and Recommendations 
With the rapid scaling of memory devices down to the sub-micron range, scaling 
limitations on the tunnelling oxide in Flash memory devices have motivated the use of 
discrete charge storage centres (CSCs) to replace the conventional polysilicon floating 
gate in Flash memory devices. In this dissertation, nanostructured materials, embedded 
in a spin-on-glass (SOG) dielectric, with the potential to serve as CSCs in Flash memory 
devices with thin tunnelling oxide of 3 nm at low operating voltages of less than 10 V 
and for multi-bit operation, were studied and explored.  
8.1 Non-Templated Synthesis of Metal Nanocrystals for Memory 
Application 
 
The non-templated synthesis of high work function Pt nanocrystals was 
demonstrated by distributing the Pt precursor on Si substrates by the self-assembly or 
the spin-coating method followed by the reduction of the metal precursor into zero-
valence atoms by chemical or thermal reduction to form metal nanocrystals. Control 
over the feature size, number density and organization of nanocrystals is critical for 
Flash memory applications. The value of this work is that the various factors in 
nanocrystal synthesis were studied and their effects on the resulting nanocrystal 
characteristics were understood. This would be helpful to tailor nanocrystals serving as 
CSCs in Flash memory devices to achieve optimized physical properties in terms of 
size, number density and distribution for optimal memory performance. This work has 
shown that the number density, size and distribution of the Pt nanocrystals formed on Si 
could be tailored by firstly, functionalizing Si substrates with APhS to form smaller and 
higher number density nanocrystals, secondly, the choice of precursor reduction with 
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chemical reduction forming higher number density nanocrystals and lastly, the choice of 
distributing the metal precursor on the Si surface with the self-assembly method 
exhibiting a more uniform distribution of nanocrystals with a higher number density. 
Although a high number density of small and uniformly distributed nanocrystals is 
desirable for memory applications, C-V results show that nanocrystals that were too 
small failed to store charges. The size of the nanocrystals formed should exceed a 
critical minimum size in order to exhibit charge storage capabilities. Since the self-
assembly method of distributing metal precursors on amine-derivatized substrates and 
chemical reduction into nanocrystals shows promise in producing nanocrystals of high 
number density and uniform distribution, nanocrystals of varied sizes could be prepared. 
One method to vary the size of the nanocrystals is to vary the concentration of the metal 
precursor used. The effect of the concentration of the metal precursor used on the size, 
number density and charge storage capability of the nanocrystals formed could be 
studied to understand the minimum critical size needed for nanocrystals to demonstrate 
charge storage capability.    
Work function tuning of metal nanocrystals due to the nanocrystal-dielectric 
interaction is also critical for Flash memory applications in terms of tuning the energy 
barrier height for effective programming and excellent charge retention. This work has 
shed light on the effective work function of Pt nanocrystals with SOG and SiO2, which 
would be useful for a more in-depth work to be done to evaluate the applicability of the 
Pt-SOG/SiO2 system for Flash memory application. C-V results show that the 
nanocrystals formed by the spin-coating method were able to store both electrons and 
holes and the source of these charge traps could either be the trap levels within the 
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nanocrystals or localized traps at the nanocrystal-dielectric interface. The effect of 
Fermi-level pinning with the dielectric could have caused the Pt nanocrystals to behave 
like mid-gap metals in storing both electrons and holes. This clearly demonstrates the 
applicability of Pt nanocrystals to serve as CSCs in nanocrystal memories as they could 
be effectively programmed and erased.  
The non-templated synthesis of Pt nanocrystals employed in this work is 
inadequate to serve as CSCs in memory devices. The spin-coating method failed to 
uniformly distribute the metal precursor on the Si surface and produced nanocrystals 
that were non-uniformly distributed and with a large size distribution. This would 
produce memory devices with non-uniform device performances. The self-assembly 
method of distributing the metal precursor produced nanocrystals that were too small to 
store charges for memory device applications. Therefore, there is a need to employ 
methods that are capable of synthesizing Pt nanocrystals of well-defined sizes and 
number density and distributing them uniformly on to the substrate.   
8.2 Non-Templated Synthesis of Multi-layered Metal Nanocrystals in 
SOG for Memory Application 
 
A simple and low-cost process of synthesizing metal nanocrystals for Flash 
memory applications is highly sought after. Reported methods of preparing multi-
layered nanocrystals typically involve multiple, costly processing steps of repeated 
nanocrystal synthesis and control oxide deposition. This work has successfully 
demonstrated the synthesis of metal nanocrystals-embedded SOG films by mixing the 
metal precursors with the SOG sol prior to spin-coating and subsequently thermal curing 
the spin-coated SOG film. Multi-layered, high number densities of well-isolated and 
 144 
uniformly distributed sub-10 nm-sized nanocrystals, suitable for Flash memory 
applications, were formed in these 200 nm thick films. This method reduces the number 
of processing steps involved by performing the synthesis of multi-layered metal 
nanocrystals in the SOG dielectric film, which serves as the control oxide. 
A comparison of the charge trapping capabilities of 3 high work function metal 
nanocrystals embedded in SOG was performed in this work. Both electron and hole 
trapping capabilities were exhibited in films containing the metal nanocrystals. Charges 
were injected by the substrate injection mechanism and were trapped in the nanocrystals 
or in nanocrystal-related traps. The extent of Fermi-level pinning with the SOG 
dielectric film was also studied. Electron trapping was less significant in films 
containing Ni as compared to Pt and Pd suggesting that the effect of Fermi-level pinning 
was more prominent for Ni nanocrystal-SOG films. Due to Fermi-level pinning, it is 
therefore likely that the effective work functions of the metal nanocrystals have been 
reduced to that of mid-gap metals when they exists as nanocrystals embedded in a SOG 
dielectric film. This Fermi-level pinning is found to be advantageous for memory 
application as it allows excellent retention of both holes and electrons in charged 
nanocrystals.  
This work has also demonstrated good device performance of a large memory 
window at low operating voltages and excellent charge retention with a scaled 3 nm 
thick tunnelling oxide. Increasing the Pt content in the SOG film from 0.2 wt% to 1 wt% 
increased the hysteresis window from 1.38 V to 1.57 V. Reducing the thickness of the 
SOG film by etching increased the hysteresis window of the SOG film containing Pd to 
2.32 V. Such a large memory window achieved at a low operating voltage of ±5 V for 
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low-cost operation is significant for Flash memory devices, which typically operate at 
much higher voltages. The devices containing the metal nanocrystals also demonstrated 






 s of discharging 
respectively even with the use of a 3 nm thick tunnelling oxide, which would typically 
result in devices with poor retention due to leakage by lateral charge conduction and 
direct tunnelling. This work has therefore offered a simple and low-cost method of 
preparing multi-layered, high density nanocrystals in a dielectric film with excellent 
memory performance.  
Due to the random nature of the synthesis and distribution of the nanocrystals in 
the SOG dielectric, multi-bit operation could not be realized. A method to synthesize 
monodispersed nanocrystals that are uniformly distributed on Si substrates with precise 
control over the number of nanocrystals deposited should be explored so that multi-bit 
operation could be demonstrated. 
8.3 Templated Synthesis of Metal Nanocrystals for Multi-bit Memory 
Application 
 
This work has demonstrated the effective use of a template to accurately control 
the feature size and organization of nanocrystals on Si substrates, which is critical for 
optimal device performance. Monodispersed high work function metal nanocrystals (Pt 
and Au) of uniform shape, size and distribution were prepared on Si substrates with the 
use of an amphiphilic diblock copolymer, poly(styrene-block-2-vinylpyridine) (PS-b-
PVP) as templates. The use of templates in the synthesis of nanocrystals has ensured 
that monodispersed nanocrystals of diameters ~ 20 nm and heights ~ 6-8 nm were 
uniformly distributed on Si substrates and has also allowed accurate control over the 
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 deposited. C-V measurements 
performed on the MIS capacitors exhibited a large memory window of more than 2 V at 
the low operating voltage of 8 V. Each nanocrystal was found to store ~110 charges. 
The devices also demonstrated good charge retention of ~96 % after 10
3
 s of discharging 
even with the use of a 3 nm thick tunnelling oxide. Work could be done to further 
reduce the size of the nanocrystals and increase the number density by tailoring the PS-
b-PVP template used.  
The molecular weight of the PS-b-PVP polymer could be varied to tailor the size 
of the resulting nanocrystals so that the Coulomb Blockade effect would be significant 
for the realization of single-electron memories. In addition, the Pt nanocrystals prepared 
in this work were not fully reduced and may exist as oxides. Research done on cobalt 
nanocrystals show that cobalt nanocrystals have enhanced electron trapping capability 
over cobalt oxide nanocrystals.
38
 Complete reduction into Pt nanocrystals should be 
performed to study their charge trapping capabilities. Cross-section TEM should be 
done on the Pt and Au nanocrystals to have a better understanding of the shape, interface 
and crystallinity of the nanocrystals and their interaction with the surrounding SOG or 
SiO2 dielectric films. 
The nanocrystals in this work demonstrated the potential for multi-bit operation, 
which is the key to low-cost memories. With 5 distinct states and a difference of at least 
0.5 V between each state, 2-bit/cell memory operation could therefore be achieved by 
varying the programming voltage. Further work should be done to increase the 
difference in the voltage between each state and to increase the number of states so that 
4-bit/cell with 16 states or more could be realized. The number density of the 
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nanocrystals per unit area should therefore be increased for this purpose. Further 
optimization of the synthesis could be performed by increasing the weight percentage of 
the PS-b-PVP polymer in the m-xylene solvent and optimizing spin-coating speeds to 
produce a higher density of closely-packed PS-b-PVP micelles. Multi-layered 
nanocrystal arrays should also be explored to further increase the number density of the 
nanocrystals per unit area. Dual or even triple layers of nanocrystals sandwiched 
between thin layers of dielectric films could be prepared. Nanocrystals embedded in PS-
b-PVP micelle films, without post-removal of the polymer template, have been reported 
to exhibit charge trapping capabilities.
47
 Multi-layered PS-b-PVP micelle films could be 
spin-coated on Si substrates and be impregnated with metal nanocrystals to produce 
memory devices with large memory windows for multi-bit operation.  
The hole trapping capabilities of the nanocrystals were studied in this work. 
Electron trapping capabilities were demonstrated but not fully studied and understood. 
The use of n-type substrates for effective injection of electrons via the substrate 
injection mechanism into the nanocrystal layer should be performed to explore the 
possible states achievable by the nanocrystal memory at positive voltage operations.  
Bi-metallic nanocrystals using metals with high work functions could be 
prepared. As these bi-metallic nanocrystals often display properties that are different 
from mono-metallic nanocrystals, it is worthy to investigate the charge trapping 
capabilities of bi-metallic nanocrystals such as Pd-Pt, which may display enhanced 





8.4 Templated Synthesis of Metal Oxide Nanoparticles for CTF Memory 
Application 
 
This work has demonstrated the effective use of a template to accurately control 
the feature size and organization of ZnO and TiO2 nanoparticles on Si substrates. The 
nanoparticles produced in this work would be useful as CSCs in CTF memory 
applications in minimizing the impact of SILC since lateral charge conduction would be 
deterred with the use of spatially-isolated nanoparticles containing discrete trap levels 
that would also minimize trap-to-trap charge hopping. In this chapter, monodispersed 
metal oxide nanoparticles (ZnO and TiO2) of uniform shape, size and distribution were 
prepared on Si substrates with the use of an amphiphilic diblock copolymer PS-b-PVP 
as templates. The use of templates has ensured that monodispersed nanocrystals of 
diameters ~36 nm and heights ~12-19 nm were uniformly distributed on Si substrates 





 deposited. C-V measurements performed on the MIS capacitors 
exhibited counter-clockwise hysteresis windows indicating net hole charge storage in 
the films. Films containing the ZnO and TiO2 nanoparticles demonstrated the ability to 
store electrons, suggesting the presence of acceptor-like defects with discrete deep trap 
levels in the nanoparticles.  
The ability to trap electrons in the discrete trap levels of ZnO and TiO2 has been 
demonstrated but not fully studied and understood. The use of n-type substrates for 
effective injection of electrons via the substrate injection mechanism into the 
nanoparticle layer should be performed to explore the possible states achievable by the 
CTF memory at positive voltage operations. The effects of metal oxide nanoparticle size 
and number density on the C-V characteristics and charge storage of the nanoparticles 
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should also be studied on n-type Si substrates. Cross-section TEM should be done on the 
ZnO and TiO2 nanoparticles to have a better understanding of the shape, interface and 
crystallinity of the nanoparticles and their interaction with the surrounding SOG or SiO2 
dielectric films. 
Vertically-aligned, metal oxide, 1-dimensional nanorods are of particular interest 
because of the possibility of increasing the number of CSCs per unit area, which would 
be crucial to sustain superior device performance as device scales down. The 
hexagonally-arranged nanoparticle arrays in this work could serve as templates for the 
subsequent growth of nanorods.  
To further increase the density of charge traps per unit area, vertically-aligned 
ZnO nanorods could be decorated with metallic nanocrystals. Y. L. Wu et al.
132
 have 
demonstrated the possibility of performing surface modification of ZnO with amine 
groups. Silane molecules, for instance APhS, could be used to functionalize ZnO 
nanostructures. The free amine groups would serve as anchors for metal precursor 
molecules to bind to the surface of the ZnO nanostructures as a result of the affinity 
between the acetylacetonate ligands of the metal precursors and the free amine groups. 
Such hybrid nanostructures could be prepared and studied for charge trapping 
capabilities. 
8.5 Further Recommendations 
 The various charge storage MIS capacitors containing metal or metal oxide 
nanocrystals embedded in SOG films prepared in this work have shown good charge 
storage properties for memory applications. Integration of these MIS capacitors into 
transistor memory devices should be done to perform a thorough evaluation of the 
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memory performance of the nanocrystal or CTF memory devices. Other important non-
volatile memory characteristics such as programme/read/erase times, endurance, charge 
retention characteristics based on Vth shifts with time at room and elevated temperatures, 
and transistor transfer curves should also be studied. Cell-to-cell capacitive interference 
in MLC should also be studied. However, further optimization of the SOG-nanocrystals 
MIS capacitors should first be performed before integrating the MIS capacitor into a 
transistor memory device. For instance, a non-negligible counter-clockwise hysteresis 
was observed in a pure SOG film, indicating the presence of charge traps that could 
have originated from bulk traps in the SOG film, as well as interface traps at the Si-SiO2 
interface. A capacitance ledge in the positive voltage region of the graphs when the 
voltage was swept from positive to negative voltages was also observed in the C-V 
graphs. This phenomenon could be due to the presence of negatively charged interface 
states that continuously emit electrons in the inversion region. The presence of these 
charge traps could compromise the reliability of the memory device and should 
therefore be minimized through well-established techniques such as surface 
passivation.
115 
The thickness of the SOG films should also be reduced to sub-30 nm 
levels to reduce the EOT of the gate stack to achieve faster programme/erase times and 
stronger capacitive coupling between the control gate and the channel.  
Flash memory technology is expected to go beyond the 10 nm scale in the next 
decade.
24
 Although there is no known solution to fabricate memory devices of size less 
than 10 nm due to lithography limitations, in the field of material chemistry, 
nanostructured materials of such feature sizes could be readily synthesized with high 
controllability.
24
 Implementation of nanostructured materials in semiconductor devices 
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requires a deeper understanding of the physical and electrical properties of these 
nanostructured materials.
24
 Despite the vast literature on metal nanocrystal memories, a 
thorough understanding of the charge trapping mechanism of metal nanocrystals and 
metal oxide nanoparticles is to be grasped. As suggested by M. Y. Chan,
133
 
characterization of spatial charge distribution using the charge pumping technique and 
localized charge transport study on nanocrystals and nanoparticles fabricated with 
defined size, distribution and number density would be useful. For CTF memories using 
metal oxides, trap energy levels should be characterized using photoluminescence 
spectroscopy or deep level transient spectroscopy. Work function tuning by the barrier 
modification approach or by functionalizing metal nanocrystals with appropriate 
molecules to modify interface properties could be explored to improve holes and 
electrons charging and retention. As the technology scales down to the sub-10 nm 
regime, charging of the floating gate with one or a few electrons may be sufficient to 
switch the memory device from ‘erased’ to “programmed”.17 Issues with the 
discreteness of the electron charge and retention of the single electron
17
 is vital to device 
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